d1_pac/csic/csic_dma/
csic_dma_buf_addr_fifo_con.rs

1#[doc = "Register `csic_dma_buf_addr_fifo_con` reader"]
2pub type R = crate::R<CSIC_DMA_BUF_ADDR_FIFO_CON_SPEC>;
3#[doc = "Register `csic_dma_buf_addr_fifo_con` writer"]
4pub type W = crate::W<CSIC_DMA_BUF_ADDR_FIFO_CON_SPEC>;
5#[doc = "Field `csic_dma_buf_addr_fifo_content[0-2]` reader - FIFO Content of address buffered in Buffer Address FIFO\\[i\\], only used in Buffer Addr FIFO Mode."]
6pub type CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R = crate::FieldReader;
7impl R {
8    #[doc = "FIFO Content of address buffered in Buffer Address FIFO\\[i\\], only used in Buffer Addr FIFO Mode.\n\nNOTE: `n` is number of field in register. `n == 0` corresponds to `csic_dma_buf_addr_fifo0_content` field"]
9    #[inline(always)]
10    pub fn csic_dma_buf_addr_fifo_content(&self, n: u8) -> CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R {
11        #[allow(clippy::no_effect)]
12        [(); 3][n as usize];
13        CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R::new(((self.bits >> (n * 8)) & 0x3f) as u8)
14    }
15    #[doc = "Bits 0:5 - FIFO Content of address buffered in Buffer Address FIFO\\[i\\], only used in Buffer Addr FIFO Mode."]
16    #[inline(always)]
17    pub fn csic_dma_buf_addr_fifo0_content(&self) -> CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R {
18        CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R::new((self.bits & 0x3f) as u8)
19    }
20    #[doc = "Bits 8:13 - FIFO Content of address buffered in Buffer Address FIFO\\[i\\], only used in Buffer Addr FIFO Mode."]
21    #[inline(always)]
22    pub fn csic_dma_buf_addr_fifo1_content(&self) -> CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R {
23        CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R::new(((self.bits >> 8) & 0x3f) as u8)
24    }
25    #[doc = "Bits 16:21 - FIFO Content of address buffered in Buffer Address FIFO\\[i\\], only used in Buffer Addr FIFO Mode."]
26    #[inline(always)]
27    pub fn csic_dma_buf_addr_fifo2_content(&self) -> CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R {
28        CSIC_DMA_BUF_ADDR_FIFO_CONTENT_R::new(((self.bits >> 16) & 0x3f) as u8)
29    }
30}
31impl W {
32    #[doc = r" Writes raw bits to the register."]
33    #[doc = r""]
34    #[doc = r" # Safety"]
35    #[doc = r""]
36    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
37    #[inline(always)]
38    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
39        self.bits = bits;
40        self
41    }
42}
43#[doc = "CSIC DMA BUF Address FIFO Content Register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`csic_dma_buf_addr_fifo_con::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`csic_dma_buf_addr_fifo_con::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
44pub struct CSIC_DMA_BUF_ADDR_FIFO_CON_SPEC;
45impl crate::RegisterSpec for CSIC_DMA_BUF_ADDR_FIFO_CON_SPEC {
46    type Ux = u32;
47}
48#[doc = "`read()` method returns [`csic_dma_buf_addr_fifo_con::R`](R) reader structure"]
49impl crate::Readable for CSIC_DMA_BUF_ADDR_FIFO_CON_SPEC {}
50#[doc = "`write(|w| ..)` method takes [`csic_dma_buf_addr_fifo_con::W`](W) writer structure"]
51impl crate::Writable for CSIC_DMA_BUF_ADDR_FIFO_CON_SPEC {
52    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
53    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
54}
55#[doc = "`reset()` method sets csic_dma_buf_addr_fifo_con to value 0"]
56impl crate::Resettable for CSIC_DMA_BUF_ADDR_FIFO_CON_SPEC {
57    const RESET_VALUE: Self::Ux = 0;
58}
d1_pac/csic/csic_dma/csic_dma_buf_addr_fifo_con.rs

d1_pac/csic/csic_dma/
csic_dma_buf_addr_fifo_con.rs
