pub struct RegisterBlock {Show 51 fields
pub ctrl: CTRL,
pub status: STATUS,
pub cmd_resp_ctrl: CMD_RESP_CTRL,
pub cmd_resp_status: CMD_RESP_STATUS,
pub spi_ctrl: SPI_CTRL,
pub spi_status: SPI_STATUS,
pub spi_tx_ctrl: SPI_TX_CTRL,
pub spi_rx_ctrl: SPI_RX_CTRL,
pub uart_ctrl: UART_CTRL,
pub uart_tx_ctrl: UART_TX_CTRL,
pub uart_rx_ctrl: UART_RX_CTRL,
pub uart_rx_status: UART_RX_STATUS,
pub uart_flow_ctrl: UART_FLOW_CTRL,
pub i2c_ctrl: I2C_CTRL,
pub i2c_status: I2C_STATUS,
pub i2c_m_cmd: I2C_M_CMD,
pub i2c_s_cmd: I2C_S_CMD,
pub i2c_cfg: I2C_CFG,
pub tx_ctrl: TX_CTRL,
pub tx_fifo_ctrl: TX_FIFO_CTRL,
pub tx_fifo_status: TX_FIFO_STATUS,
pub tx_fifo_wr: TX_FIFO_WR,
pub rx_ctrl: RX_CTRL,
pub rx_fifo_ctrl: RX_FIFO_CTRL,
pub rx_fifo_status: RX_FIFO_STATUS,
pub rx_match: RX_MATCH,
pub rx_fifo_rd: RX_FIFO_RD,
pub rx_fifo_rd_silent: RX_FIFO_RD_SILENT,
pub intr_cause: INTR_CAUSE,
pub intr_i2c_ec: INTR_I2C_EC,
pub intr_i2c_ec_mask: INTR_I2C_EC_MASK,
pub intr_i2c_ec_masked: INTR_I2C_EC_MASKED,
pub intr_spi_ec: INTR_SPI_EC,
pub intr_spi_ec_mask: INTR_SPI_EC_MASK,
pub intr_spi_ec_masked: INTR_SPI_EC_MASKED,
pub intr_m: INTR_M,
pub intr_m_set: INTR_M_SET,
pub intr_m_mask: INTR_M_MASK,
pub intr_m_masked: INTR_M_MASKED,
pub intr_s: INTR_S,
pub intr_s_set: INTR_S_SET,
pub intr_s_mask: INTR_S_MASK,
pub intr_s_masked: INTR_S_MASKED,
pub intr_tx: INTR_TX,
pub intr_tx_set: INTR_TX_SET,
pub intr_tx_mask: INTR_TX_MASK,
pub intr_tx_masked: INTR_TX_MASKED,
pub intr_rx: INTR_RX,
pub intr_rx_set: INTR_RX_SET,
pub intr_rx_mask: INTR_RX_MASK,
pub intr_rx_masked: INTR_RX_MASKED,
/* private fields */
}Expand description
Register block
Fields§
§ctrl: CTRL0x00 - Generic control
status: STATUS0x04 - Generic status
cmd_resp_ctrl: CMD_RESP_CTRL0x08 - Command/response control
cmd_resp_status: CMD_RESP_STATUS0x0c - Command/response status
spi_ctrl: SPI_CTRL0x20 - SPI control
spi_status: SPI_STATUS0x24 - SPI status
spi_tx_ctrl: SPI_TX_CTRL0x28 - SPI transmitter control
spi_rx_ctrl: SPI_RX_CTRL0x2c - SPI receiver control
uart_ctrl: UART_CTRL0x40 - UART control
uart_tx_ctrl: UART_TX_CTRL0x44 - UART transmitter control
uart_rx_ctrl: UART_RX_CTRL0x48 - UART receiver control
uart_rx_status: UART_RX_STATUS0x4c - UART receiver status
uart_flow_ctrl: UART_FLOW_CTRL0x50 - UART flow control
i2c_ctrl: I2C_CTRL0x60 - I2C control
i2c_status: I2C_STATUS0x64 - I2C status
i2c_m_cmd: I2C_M_CMD0x68 - I2C master command
i2c_s_cmd: I2C_S_CMD0x6c - I2C slave command
i2c_cfg: I2C_CFG0x70 - I2C configuration
tx_ctrl: TX_CTRL0x200 - Transmitter control
tx_fifo_ctrl: TX_FIFO_CTRL0x204 - Transmitter FIFO control
tx_fifo_status: TX_FIFO_STATUS0x208 - Transmitter FIFO status
tx_fifo_wr: TX_FIFO_WR0x240 - Transmitter FIFO write
rx_ctrl: RX_CTRL0x300 - Receiver control
rx_fifo_ctrl: RX_FIFO_CTRL0x304 - Receiver FIFO control
rx_fifo_status: RX_FIFO_STATUS0x308 - Receiver FIFO status
rx_match: RX_MATCH0x310 - Slave address and mask
rx_fifo_rd: RX_FIFO_RD0x340 - Receiver FIFO read
rx_fifo_rd_silent: RX_FIFO_RD_SILENT0x344 - Receiver FIFO read silent
intr_cause: INTR_CAUSE0xe00 - Active clocked interrupt signal
intr_i2c_ec: INTR_I2C_EC0xe80 - Externally clocked I2C interrupt request
intr_i2c_ec_mask: INTR_I2C_EC_MASK0xe88 - Externally clocked I2C interrupt mask
intr_i2c_ec_masked: INTR_I2C_EC_MASKED0xe8c - Externally clocked I2C interrupt masked
intr_spi_ec: INTR_SPI_EC0xec0 - Externally clocked SPI interrupt request
intr_spi_ec_mask: INTR_SPI_EC_MASK0xec8 - Externally clocked SPI interrupt mask
intr_spi_ec_masked: INTR_SPI_EC_MASKED0xecc - Externally clocked SPI interrupt masked
intr_m: INTR_M0xf00 - Master interrupt request
intr_m_set: INTR_M_SET0xf04 - Master interrupt set request
intr_m_mask: INTR_M_MASK0xf08 - Master interrupt mask
intr_m_masked: INTR_M_MASKED0xf0c - Master interrupt masked request
intr_s: INTR_S0xf40 - Slave interrupt request
intr_s_set: INTR_S_SET0xf44 - Slave interrupt set request
intr_s_mask: INTR_S_MASK0xf48 - Slave interrupt mask
intr_s_masked: INTR_S_MASKED0xf4c - Slave interrupt masked request
intr_tx: INTR_TX0xf80 - Transmitter interrupt request
intr_tx_set: INTR_TX_SET0xf84 - Transmitter interrupt set request
intr_tx_mask: INTR_TX_MASK0xf88 - Transmitter interrupt mask
intr_tx_masked: INTR_TX_MASKED0xf8c - Transmitter interrupt masked request
intr_rx: INTR_RX0xfc0 - Receiver interrupt request
intr_rx_set: INTR_RX_SET0xfc4 - Receiver interrupt set request
intr_rx_mask: INTR_RX_MASK0xfc8 - Receiver interrupt mask
intr_rx_masked: INTR_RX_MASKED0xfcc - Receiver interrupt masked request