[−][src]Type Definition xmc4800::scu_parity::pmtsr::R
type R = R<u32, PMTSR>;
Reader of register PMTSR
Methods
impl R
[src]
pub fn mtenps(&self) -> MTENPS_R
[src]
Bit 0 - Test Enable Control for PSRAM
pub fn mtends1(&self) -> MTENDS1_R
[src]
Bit 1 - Test Enable Control for DSRAM1
pub fn mtends2(&self) -> MTENDS2_R
[src]
Bit 2 - Test Enable Control for DSRAM2
pub fn mteu0(&self) -> MTEU0_R
[src]
Bit 8 - Test Enable Control for USIC0 Memory
pub fn mteu1(&self) -> MTEU1_R
[src]
Bit 9 - Test Enable Control for USIC1 Memory
pub fn mteu2(&self) -> MTEU2_R
[src]
Bit 10 - Test Enable Control for USIC2 Memory
pub fn mtemc(&self) -> MTEMC_R
[src]
Bit 12 - Test Enable Control for MultiCAN Memory
pub fn mtepprf(&self) -> MTEPPRF_R
[src]
Bit 13 - Test Enable Control for PMU Prefetch Memory
pub fn mtusb(&self) -> MTUSB_R
[src]
Bit 16 - Test Enable Control for USB Memory
pub fn mteth0tx(&self) -> MTETH0TX_R
[src]
Bit 17 - Test Enable Control for ETH TX Memory
pub fn mteth0rx(&self) -> MTETH0RX_R
[src]
Bit 18 - Test Enable Control for ETH RX Memory
pub fn mtsd0(&self) -> MTSD0_R
[src]
Bit 19 - Test Enable Control for SDMMC Memory 0
pub fn mtsd1(&self) -> MTSD1_R
[src]
Bit 20 - Test Enable Control for SDMMC Memory 1
pub fn mtecat0(&self) -> MTECAT0_R
[src]
Bit 24 - Test Enable Control for ECAT0 Memory