1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

#[doc = "Register `TCSET` writer"]
pub type W = crate::W<TCSET_SPEC>;
#[doc = "Field `TRBS` writer - Timer Run Bit set"]
pub type TRBS_W<'a, REG> = crate::BitWriter<'a, REG>;
impl W {
    #[doc = "Bit 0 - Timer Run Bit set"]
    #[inline(always)]
    #[must_use]
    pub fn trbs(&mut self) -> TRBS_W<TCSET_SPEC> {
        TRBS_W::new(self, 0)
    }
}
#[doc = "Slice Timer Run Set\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`tcset::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct TCSET_SPEC;
impl crate::RegisterSpec for TCSET_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`tcset::W`](W) writer structure"]
impl crate::Writable for TCSET_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets TCSET to value 0"]
impl crate::Resettable for TCSET_SPEC {
    const RESET_VALUE: u32 = 0;
}