1
   2
   3
   4
   5
   6
   7
   8
   9
  10
  11
  12
  13
  14
  15
  16
  17
  18
  19
  20
  21
  22
  23
  24
  25
  26
  27
  28
  29
  30
  31
  32
  33
  34
  35
  36
  37
  38
  39
  40
  41
  42
  43
  44
  45
  46
  47
  48
  49
  50
  51
  52
  53
  54
  55
  56
  57
  58
  59
  60
  61
  62
  63
  64
  65
  66
  67
  68
  69
  70
  71
  72
  73
  74
  75
  76
  77
  78
  79
  80
  81
  82
  83
  84
  85
  86
  87
  88
  89
  90
  91
  92
  93
  94
  95
  96
  97
  98
  99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525
 526
 527
 528
 529
 530
 531
 532
 533
 534
 535
 536
 537
 538
 539
 540
 541
 542
 543
 544
 545
 546
 547
 548
 549
 550
 551
 552
 553
 554
 555
 556
 557
 558
 559
 560
 561
 562
 563
 564
 565
 566
 567
 568
 569
 570
 571
 572
 573
 574
 575
 576
 577
 578
 579
 580
 581
 582
 583
 584
 585
 586
 587
 588
 589
 590
 591
 592
 593
 594
 595
 596
 597
 598
 599
 600
 601
 602
 603
 604
 605
 606
 607
 608
 609
 610
 611
 612
 613
 614
 615
 616
 617
 618
 619
 620
 621
 622
 623
 624
 625
 626
 627
 628
 629
 630
 631
 632
 633
 634
 635
 636
 637
 638
 639
 640
 641
 642
 643
 644
 645
 646
 647
 648
 649
 650
 651
 652
 653
 654
 655
 656
 657
 658
 659
 660
 661
 662
 663
 664
 665
 666
 667
 668
 669
 670
 671
 672
 673
 674
 675
 676
 677
 678
 679
 680
 681
 682
 683
 684
 685
 686
 687
 688
 689
 690
 691
 692
 693
 694
 695
 696
 697
 698
 699
 700
 701
 702
 703
 704
 705
 706
 707
 708
 709
 710
 711
 712
 713
 714
 715
 716
 717
 718
 719
 720
 721
 722
 723
 724
 725
 726
 727
 728
 729
 730
 731
 732
 733
 734
 735
 736
 737
 738
 739
 740
 741
 742
 743
 744
 745
 746
 747
 748
 749
 750
 751
 752
 753
 754
 755
 756
 757
 758
 759
 760
 761
 762
 763
 764
 765
 766
 767
 768
 769
 770
 771
 772
 773
 774
 775
 776
 777
 778
 779
 780
 781
 782
 783
 784
 785
 786
 787
 788
 789
 790
 791
 792
 793
 794
 795
 796
 797
 798
 799
 800
 801
 802
 803
 804
 805
 806
 807
 808
 809
 810
 811
 812
 813
 814
 815
 816
 817
 818
 819
 820
 821
 822
 823
 824
 825
 826
 827
 828
 829
 830
 831
 832
 833
 834
 835
 836
 837
 838
 839
 840
 841
 842
 843
 844
 845
 846
 847
 848
 849
 850
 851
 852
 853
 854
 855
 856
 857
 858
 859
 860
 861
 862
 863
 864
 865
 866
 867
 868
 869
 870
 871
 872
 873
 874
 875
 876
 877
 878
 879
 880
 881
 882
 883
 884
 885
 886
 887
 888
 889
 890
 891
 892
 893
 894
 895
 896
 897
 898
 899
 900
 901
 902
 903
 904
 905
 906
 907
 908
 909
 910
 911
 912
 913
 914
 915
 916
 917
 918
 919
 920
 921
 922
 923
 924
 925
 926
 927
 928
 929
 930
 931
 932
 933
 934
 935
 936
 937
 938
 939
 940
 941
 942
 943
 944
 945
 946
 947
 948
 949
 950
 951
 952
 953
 954
 955
 956
 957
 958
 959
 960
 961
 962
 963
 964
 965
 966
 967
 968
 969
 970
 971
 972
 973
 974
 975
 976
 977
 978
 979
 980
 981
 982
 983
 984
 985
 986
 987
 988
 989
 990
 991
 992
 993
 994
 995
 996
 997
 998
 999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
//! Register structures.

use crate::specifiers::{DuplexStatus, LinkStatus, OperationMode, Protocol, SpeedStatus};
use core::convert::TryFrom;

macro_rules! impl_u8_for {
    ($REG:ident) => {
        impl From<u8> for $REG {
            fn from(val: u8) -> $REG {
                $REG(val)
            }
        }

        impl From<$REG> for u8 {
            fn from(val: $REG) -> u8 {
                val.0
            }
        }
    };
}

/// Mode register (MR).
///
/// Used for software reset, and controlling modes of operation.
///
/// This is used by the [`crate::Registers::mr`] and
/// [`crate::Registers::set_mr`] methods.
#[derive(Debug, Copy, Clone, Eq, PartialEq, Hash)]
pub struct Mode(u8);

impl Mode {
    /// Mode register reset value.
    pub const RESET: u8 = 0x00;

    /// Bit offset for the `RST` field.
    pub const RST_OFFSET: u8 = 7;
    /// Bit offset for the `WOL` field.
    pub const WOL_OFFSET: u8 = 5;
    /// Bit offset for the `PB` field.
    pub const PB_OFFSET: u8 = 4;
    /// Bit offset for the `PPPoE` field.
    pub const PPPOE_OFFSET: u8 = 3;
    /// Bit offset for the `FARP` field.
    pub const FARP_OFFSET: u8 = 1;

    /// Bit mask for the `RST` field.
    pub const RST_MASK: u8 = 1 << Self::RST_OFFSET;
    /// Bit mask for the `WOL` field.
    pub const WOL_MASK: u8 = 1 << Self::WOL_OFFSET;
    /// Bit mask for the `PB` field.
    pub const PB_MASK: u8 = 1 << Self::PB_OFFSET;
    /// Bit mask for the `PPPoE` field.
    pub const PPPOE_MASK: u8 = 1 << Self::PPPOE_OFFSET;
    /// Bit mask for the `FARP` field.
    pub const FARP_MASK: u8 = 1 << Self::FARP_OFFSET;

    /// Set the software reset bit to '1'.
    ///
    /// When reset all internal registers will be initialized.
    pub fn rst(&mut self) {
        self.0 |= Self::RST_MASK;
    }

    /// Wake on LAN.
    ///
    /// If WOL mode is enabled and the received magic packet over
    /// UDP has been normally processed, the interrupt pin (INTn) asserts to low.
    ///
    /// # Example
    ///
    /// ```
    /// let mut mr = w5500_ll::Mode::default();
    /// assert!(!mr.wol_enabled());
    /// mr.enable_wol();
    /// assert!(mr.wol_enabled());
    /// mr.disable_wol();
    /// assert!(!mr.wol_enabled());
    /// ```
    pub fn wol_enabled(&self) -> bool {
        self.0 & Self::WOL_MASK != 0
    }

    /// Enable wake on LAN.
    pub fn enable_wol(&mut self) {
        self.0 |= Self::WOL_MASK
    }

    /// Disable wake on LAN.
    pub fn disable_wol(&mut self) {
        self.0 &= !Self::WOL_MASK
    }

    /// Ping block mode.
    ///
    /// If enabled it blocks responses to ping requests.
    ///
    /// # Example
    ///
    /// ```
    /// let mut mr = w5500_ll::Mode::default();
    /// assert!(!mr.pb_enabled());
    /// mr.enable_pb();
    /// assert!(mr.pb_enabled());
    /// mr.disable_pb();
    /// assert!(!mr.pb_enabled());
    /// ```
    pub fn pb_enabled(&self) -> bool {
        self.0 & Self::PB_MASK != 0
    }

    /// Enable ping block.
    pub fn enable_pb(&mut self) {
        self.0 |= Self::PB_MASK
    }

    /// Disable ping block.
    pub fn disable_pb(&mut self) {
        self.0 &= !Self::PB_MASK
    }

    /// PPPoE mode.
    ///
    /// If you use ADSL this should be enabled.
    ///
    /// # Example
    ///
    /// ```
    /// let mut mr = w5500_ll::Mode::default();
    /// assert!(!mr.pppoe_enabled());
    /// mr.enable_pppoe();
    /// assert!(mr.pppoe_enabled());
    /// mr.disable_pppoe();
    /// assert!(!mr.pppoe_enabled());
    /// ```
    pub fn pppoe_enabled(&self) -> bool {
        self.0 & Self::PPPOE_MASK != 0
    }

    /// Enable PPPoE mode.
    pub fn enable_pppoe(&mut self) {
        self.0 |= Self::PPPOE_MASK
    }

    /// Disable PPPoE mode.
    pub fn disable_pppoe(&mut self) {
        self.0 &= !Self::PPPOE_MASK
    }

    /// Force ARP.
    ///
    /// When enabled it forces sending ARP request whenever data is sent.
    ///
    /// # Example
    ///
    /// ```
    /// let mut mr = w5500_ll::Mode::default();
    /// assert!(!mr.farp_enabled());
    /// mr.enable_farp();
    /// assert!(mr.farp_enabled());
    /// mr.disable_farp();
    /// assert!(!mr.farp_enabled());
    /// ```
    pub fn farp_enabled(&self) -> bool {
        self.0 & Self::FARP_MASK != 0
    }

    /// Enable force ARP.
    pub fn enable_farp(&mut self) {
        self.0 |= Self::FARP_MASK
    }

    /// Disable force ARP.
    pub fn disable_farp(&mut self) {
        self.0 &= !Self::FARP_MASK
    }
}
impl_u8_for!(Mode);

impl Default for Mode {
    fn default() -> Mode {
        Mode(Mode::RESET)
    }
}

/// Interrupt and interrupt mask register.
///
/// When used for interrupt masking:
/// * `false` = Interrupt is disabled.
/// * `true` = Interrupt is enabled.
///
/// When used for reading interrupt status:
/// * `false` = Interrupt is not raised.
/// * `true` = Interrupt is raised.
///
/// This is used by these methods:
/// * [`crate::Registers::ir`]
/// * [`crate::Registers::set_ir`]
/// * [`crate::Registers::imr`]
/// * [`crate::Registers::set_imr`]
#[derive(Debug, Copy, Clone, Eq, PartialEq)]
pub struct Interrupt(u8);

impl Interrupt {
    /// Interrupt and interrupt mask reset value.
    pub const RESET: u8 = 0x00;

    /// Bit offset for the `CONFLICT` field.
    pub const CONFLICT_OFFSET: u8 = 7;
    /// Bit offset for the `UNREACH` field.
    pub const UNREACH_OFFSET: u8 = 6;
    /// Bit offset for the `PPPoE` field.
    pub const PPPOE_OFFSET: u8 = 5;
    /// Bit offset for the `MP` field.
    pub const MP_OFFSET: u8 = 4;

    /// Bit mask for the `CONFLICT` field.
    pub const CONFLICT_MASK: u8 = 1 << Self::CONFLICT_OFFSET;
    /// Bit mask for the `UNREACH` field.
    pub const UNREACH_MASK: u8 = 1 << Self::UNREACH_OFFSET;
    /// Bit mask for the `PPPoE` field.
    pub const PPPOE_MASK: u8 = 1 << Self::PPPOE_OFFSET;
    /// Bit mask for the `MP` field.
    pub const MP_MASK: u8 = 1 << Self::MP_OFFSET;

    /// Get the value of the IP conflict interrupt.
    ///
    /// This interrupt is set when our source IP is the same as the sender IP
    /// in the received ARP request.
    ///
    /// # Example
    ///
    /// ```
    /// let mut ir = w5500_ll::Interrupt::default();
    /// assert!(!ir.conflict());
    /// ir.set_conflict();
    /// assert!(ir.conflict());
    /// ir.clear_conflict();
    /// assert!(!ir.conflict());
    /// ```
    pub const fn conflict(&self) -> bool {
        self.0 & Self::CONFLICT_MASK != 0
    }

    /// Set the IP conflict bit.
    pub fn set_conflict(&mut self) {
        self.0 |= Self::CONFLICT_MASK
    }

    /// Clear the IP conflict bit.
    pub fn clear_conflict(&mut self) {
        self.0 &= !Self::CONFLICT_MASK
    }

    /// Get the destination unreachable interrupt.
    ///
    /// This interrupt is set when receiving the ICMP
    /// (Destination port unreachable) packet.
    ///
    /// When this interrupt is set destination information such as the IP
    /// address and port number may be checked with the corresponding UIPR &
    /// UPORTR.
    ///
    /// # Example
    ///
    /// ```
    /// let mut ir = w5500_ll::Interrupt::default();
    /// assert!(!ir.unreach());
    /// ir.set_unreach();
    /// assert!(ir.unreach());
    /// ir.clear_unreach();
    /// assert!(!ir.unreach());
    /// ```
    pub const fn unreach(&self) -> bool {
        self.0 & Self::UNREACH_MASK != 0
    }

    /// Set the destination unreachable bit.
    pub fn set_unreach(&mut self) {
        self.0 |= Self::UNREACH_MASK
    }

    /// Clear the destination unreachable bit.
    pub fn clear_unreach(&mut self) {
        self.0 &= !Self::UNREACH_MASK
    }

    /// Get the PPPoE connection close interrupt.
    ///
    /// This interrupt is set when PPPoE is disconnected during PPPoE.
    ///
    /// # Example
    ///
    /// ```
    /// let mut ir = w5500_ll::Interrupt::default();
    /// assert!(!ir.pppoe());
    /// ir.set_pppoe();
    /// assert!(ir.pppoe());
    /// ir.clear_pppoe();
    /// assert!(!ir.pppoe());
    /// ```
    pub const fn pppoe(&self) -> bool {
        self.0 & Self::PPPOE_MASK != 0
    }

    /// Set the PPPoE connection close bit.
    pub fn set_pppoe(&mut self) {
        self.0 |= Self::PPPOE_MASK
    }

    /// Clear the PPPoE connection close bit.
    pub fn clear_pppoe(&mut self) {
        self.0 &= !Self::PPPOE_MASK
    }

    /// Get the magic packet interrupt.
    ///
    /// This interrupt is set when wake on LAN is enabled, and the magic packet
    /// is received.
    ///
    /// # Example
    ///
    /// ```
    /// let mut ir = w5500_ll::Interrupt::default();
    /// assert!(!ir.mp());
    /// ir.set_mp();
    /// assert!(ir.mp());
    /// ir.clear_mp();
    /// assert!(!ir.mp());
    /// ```
    pub const fn mp(&self) -> bool {
        self.0 & Self::MP_MASK != 0
    }

    /// Set the magic packet bit.
    pub fn set_mp(&mut self) {
        self.0 |= Self::MP_MASK
    }

    /// Clear the magic packet bit.
    pub fn clear_mp(&mut self) {
        self.0 &= !Self::MP_MASK
    }
}
impl_u8_for!(Interrupt);

impl Default for Interrupt {
    fn default() -> Self {
        Interrupt(Interrupt::RESET)
    }
}

/// PHY configuration register (PHYCFGR).
///
/// Used for:
/// * PHY reset.
/// * PHY operation modes.
/// * PHY status.
///
/// This is used by the [`crate::Registers::phycfgr`] and
/// [`crate::Registers::set_phycfgr`] methods.
#[derive(Debug, Copy, Clone, Eq, PartialEq)]
pub struct PhyCfg(u8);
impl_u8_for!(PhyCfg);

impl PhyCfg {
    /// PHY configuration register reset value.
    pub const RESET: u8 = 0b10111000;

    /// Bit offset for the `RST` field.
    pub const RST_OFFSET: u8 = 7;
    /// Bit offset for the `OPMD` field.
    pub const OPMD_OFFSET: u8 = 6;
    /// Bit offset for the `OPMDC` field.
    pub const OPMDC_OFFSET: u8 = 3;
    /// Bit offset for the `DPX` field.
    pub const DPX_OFFSET: u8 = 2;
    /// Bit offset for the `SPD` field.
    pub const SPD_OFFSET: u8 = 1;
    /// Bit offset for the `LNK` field.
    pub const LNK_OFFSET: u8 = 0;

    /// Bit mask for the `RST` field.
    pub const RST_MASK: u8 = 1 << Self::RST_OFFSET;
    /// Bit mask for the `OPMD` field.
    pub const OPMD_MASK: u8 = 1 << Self::OPMD_OFFSET;
    /// Bit mask for the `OPMDC` field.
    pub const OPMDC_MASK: u8 = 0b111 << Self::OPMDC_OFFSET;
    /// Bit mask for the `DPX` field.
    pub const DPX_MASK: u8 = 1 << Self::DPX_OFFSET;
    /// Bit mask for the `SPD` field.
    pub const SPD_MASK: u8 = 1 << Self::SPD_OFFSET;
    /// Bit mask for the `LNK` field.
    pub const LNK_MASK: u8 = 1 << Self::LNK_OFFSET;

    /// Set the PHY reset bit to '0', resetting the PHY.
    pub fn rst(&mut self) {
        self.0 &= !Self::RST_MASK;
    }

    /// Get the PHY operation mode.
    ///
    /// * `true` configure PHY with software.
    /// * `false` (reset value) configure PHY with hardware.
    pub const fn opmd(&self) -> bool {
        self.0 & Self::OPMD_MASK != 0
    }

    /// Enable hardware configuration of the PHY operation mode.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{OperationMode, PhyCfg};
    ///
    /// let mut phy_cfg = PhyCfg::default();
    /// assert!(!phy_cfg.opmd());
    /// phy_cfg.software_op();
    /// assert!(phy_cfg.opmd());
    /// phy_cfg.hardware_op();
    /// assert!(!phy_cfg.opmd());
    /// ```
    pub fn hardware_op(&mut self) {
        self.0 &= !Self::OPMD_MASK;
    }

    /// Enable software configuration of the PHY operation mode.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{OperationMode, PhyCfg};
    ///
    /// let mut phy_cfg = PhyCfg::default();
    /// assert!(!phy_cfg.opmd());
    /// phy_cfg.software_op();
    /// assert!(phy_cfg.opmd());
    /// ```
    pub fn software_op(&mut self) {
        self.0 |= Self::OPMD_MASK;
    }

    /// Get the operation mode.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{OperationMode, PhyCfg};
    ///
    /// let phy_cfg = PhyCfg::default();
    /// assert_eq!(phy_cfg.opmdc(), Ok(OperationMode::Auto));
    /// ```
    pub fn opmdc(&self) -> Result<OperationMode, u8> {
        OperationMode::try_from((self.0 & Self::OPMDC_MASK) >> Self::OPMDC_OFFSET)
    }

    /// Set the PHY operation mode.
    ///
    /// Setting this will also call [`PhyCfg::software_op`] to enable the PHY
    /// configuration with the value stored in this register.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{OperationMode, PhyCfg};
    ///
    /// let mut phy_cfg = PhyCfg::default();
    /// assert!(!phy_cfg.opmd());
    /// phy_cfg.set_opmdc(OperationMode::PowerDown);
    /// assert!(phy_cfg.opmd());
    /// assert_eq!(phy_cfg.opmdc(), Ok(OperationMode::PowerDown));
    /// phy_cfg.set_opmdc(OperationMode::Auto);
    /// assert_eq!(phy_cfg.opmdc(), Ok(OperationMode::Auto));
    /// ```
    pub fn set_opmdc(&mut self, mode: OperationMode) {
        self.software_op();
        self.0 &= !Self::OPMDC_MASK;
        self.0 |= u8::from(mode) << Self::OPMDC_OFFSET;
    }

    /// Get the duplex status.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{DuplexStatus, PhyCfg};
    ///
    /// let phy_cfg = PhyCfg::default();
    /// assert_eq!(phy_cfg.dpx(), DuplexStatus::Half);
    /// ```
    pub fn dpx(&self) -> DuplexStatus {
        DuplexStatus::from(self.0 & Self::DPX_MASK == Self::DPX_MASK)
    }

    /// Get the speed status.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{PhyCfg, SpeedStatus};
    ///
    /// let phy_cfg = PhyCfg::default();
    /// assert_eq!(phy_cfg.spd(), SpeedStatus::Mbps10);
    /// ```
    pub fn spd(&self) -> SpeedStatus {
        SpeedStatus::from(self.0 & Self::SPD_MASK == Self::SPD_MASK)
    }

    /// Get the link status.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{LinkStatus, PhyCfg};
    ///
    /// let phy_cfg = PhyCfg::default();
    /// assert_eq!(phy_cfg.lnk(), LinkStatus::Down);
    /// ```
    pub fn lnk(&self) -> LinkStatus {
        LinkStatus::from(self.0 & Self::LNK_MASK == Self::LNK_MASK)
    }
}

impl Default for PhyCfg {
    fn default() -> Self {
        Self(Self::RESET)
    }
}

impl ::core::fmt::Display for PhyCfg {
    fn fmt(&self, f: &mut ::core::fmt::Formatter<'_>) -> ::core::fmt::Result {
        write!(
            f,
            r#"PHY configuration:
Link status: {:?}
Speed status: {:?}
Duplex status: {:?}
Operation mode: {:?}
"#,
            self.lnk(),
            self.spd(),
            self.dpx(),
            self.opmdc()
        )
    }
}

/// Socket Mode Register (Sn_MR).
///
/// This is used by the [`crate::Registers::sn_mr`] and
/// [`crate::Registers::set_sn_mr`] methods.
#[derive(Debug, Copy, Clone, Eq, PartialEq)]
pub struct SocketMode(u8);
impl_u8_for!(SocketMode);

impl Default for SocketMode {
    fn default() -> Self {
        Self(Self::RESET)
    }
}

impl SocketMode {
    /// Reset value of the socket mode register.
    pub const RESET: u8 = 0x00;

    /// Bit offset for the `MULTI` field.
    pub const MULTI_OFFSET: u8 = 7;
    /// Bit offset for the `MFEN` field.
    pub const MFEN_OFFSET: u8 = 7;
    /// Bit offset for the `BCASTB` field.
    pub const BCASTB_OFFSET: u8 = 6;
    /// Bit offset for the `ND` field.
    pub const ND_OFFSET: u8 = 5;
    /// Bit offset for the `MC` field.
    pub const MC_OFFSET: u8 = 5;
    /// Bit offset for the `MMB` field.
    pub const MMB_OFFSET: u8 = 5;
    /// Bit offset for the `UCASTB` field.
    pub const UCASTB_OFFSET: u8 = 4;
    /// Bit offset for the `MIP6B` field.
    pub const MIP6B_OFFSET: u8 = 4;

    /// Bit mask for the `MULTI` field.
    pub const MULTI_MASK: u8 = 1 << Self::MULTI_OFFSET;
    /// Bit mask for the `MFEN` field.
    pub const MFEN_MASK: u8 = 1 << Self::MFEN_OFFSET;
    /// Bit mask for the `BCASTB` field.
    pub const BCASTB_MASK: u8 = 1 << Self::BCASTB_OFFSET;
    /// Bit mask for the `ND` field.
    pub const ND_MASK: u8 = 1 << Self::ND_OFFSET;
    /// Bit mask for the `MC` field.
    pub const MC_MASK: u8 = 1 << Self::MC_OFFSET;
    /// Bit mask for the `MMB` field.
    pub const MMB_MASK: u8 = 1 << Self::MMB_OFFSET;
    /// Bit mask for the `UCASTB` field.
    pub const UCASTB_MASK: u8 = 1 << Self::UCASTB_OFFSET;
    /// Bit mask for the `MIP6B` field.
    pub const MIP6B_MASK: u8 = 1 << Self::MIP6B_OFFSET;
    /// Bit mask for the `PROTOCOL` field.
    pub const PROTOCOL_MASK: u8 = 0xF;

    /// Get the protocol.
    ///
    /// This returns a `Err(u8)` with the protocol bits if the protocol bits
    /// do not match a valid protocol.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{Protocol, SocketMode};
    ///
    /// let mode: SocketMode = SocketMode::default();
    /// assert_eq!(mode.protocol(), Ok(Protocol::Closed));
    /// ```
    pub fn protocol(&self) -> Result<Protocol, u8> {
        Protocol::try_from(self.0 & Self::PROTOCOL_MASK)
    }

    /// Set the protocol.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::{Protocol, SocketMode};
    ///
    /// let mut mode: SocketMode = SocketMode::default();
    /// mode.set_protocol(Protocol::Tcp);
    /// assert_eq!(mode.protocol(), Ok(Protocol::Tcp));
    /// ```
    pub fn set_protocol(&mut self, protocol: Protocol) {
        self.0 = (self.0 & 0xF0) | ((protocol as u8) & 0xF)
    }

    /// Multicasting.
    ///
    /// This applies only for a socket with the UDP protocol.
    ///
    /// To use multicasting [`crate::Registers::sn_dipr`] and [`crate::Registers::sn_dport`]
    /// should be configured with the multicast group IP and port number
    /// before the socket is opened.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sn_mr = w5500_ll::SocketMode::default();
    /// assert!(!sn_mr.multi_enabled());
    /// sn_mr.enable_multi();
    /// assert!(sn_mr.multi_enabled());
    /// sn_mr.disable_multi();
    /// assert!(!sn_mr.multi_enabled());
    /// ```
    pub const fn multi_enabled(&self) -> bool {
        self.0 & Self::MULTI_MASK != 0
    }

    /// Enable multicasting.
    ///
    /// See [`SocketMode::multi_enabled`] for more information.
    pub fn enable_multi(&mut self) {
        self.0 |= Self::MULTI_MASK
    }

    /// Disable multicasting.
    ///
    /// See [`SocketMode::multi_enabled`] for more information.
    pub fn disable_multi(&mut self) {
        self.0 &= !Self::MULTI_MASK
    }

    /// MAC filter.
    ///
    /// This applies only for a socket with the MACRAW protocol.
    ///
    /// When enabled the W5500 can only receive broadcasting packets sent to
    /// itself.
    /// When disabled the W5500 can receive all packets.
    /// If you want to implement a hybrid TCP/IP stack it is recommended that
    /// this is enabled for reducing host overhead to process all the received
    /// packets.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sn_mr = w5500_ll::SocketMode::default();
    /// assert!(!sn_mr.mfen_enabled());
    /// sn_mr.enable_mfen();
    /// assert!(sn_mr.mfen_enabled());
    /// sn_mr.disable_mfen();
    /// assert!(!sn_mr.mfen_enabled());
    /// ```
    pub const fn mfen_enabled(&self) -> bool {
        self.0 & Self::MFEN_MASK != 0
    }

    /// Enable MAC filter.
    ///
    /// See [`SocketMode::mfen_enabled`] for more information.
    pub fn enable_mfen(&mut self) {
        self.0 |= Self::MFEN_MASK
    }

    /// Disable MAC filter.
    ///
    /// See [`SocketMode::mfen_enabled`] for more information.
    pub fn disable_mfen(&mut self) {
        self.0 &= !Self::MFEN_MASK
    }

    /// Broadcast blocking.
    ///
    /// This applies only for a socket with the MACRAW or UDP protocol.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sn_mr = w5500_ll::SocketMode::default();
    /// assert!(!sn_mr.bcastb_enabled());
    /// sn_mr.enable_bcastb();
    /// assert!(sn_mr.bcastb_enabled());
    /// sn_mr.disable_bcastb();
    /// assert!(!sn_mr.bcastb_enabled());
    /// ```
    pub const fn bcastb_enabled(&self) -> bool {
        self.0 & Self::BCASTB_MASK != 0
    }

    /// Enable broadcast blocking.
    ///
    /// See [`SocketMode::bcastb_enabled`] for more information.
    pub fn enable_bcastb(&mut self) {
        self.0 |= Self::BCASTB_MASK
    }

    /// Disable broadcast blocking.
    ///
    /// See [`SocketMode::bcastb_enabled`] for more information.
    pub fn disable_bcastb(&mut self) {
        self.0 &= !Self::BCASTB_MASK
    }

    /// Use no delayed ACK.
    ///
    /// This applies only for a socket with the TCP protocol.
    ///
    /// When enabled the ACK packet is sent without delay as soon as a data
    /// packet is received from a peer.
    /// When disabled the ACK packet is sent after waiting for the time
    /// configured by [`crate::Registers::rtr`].
    ///
    /// # Example
    ///
    /// ```
    /// let mut sn_mr = w5500_ll::SocketMode::default();
    /// assert!(!sn_mr.nd_enabled());
    /// sn_mr.enable_nd();
    /// assert!(sn_mr.nd_enabled());
    /// sn_mr.disable_nd();
    /// assert!(!sn_mr.nd_enabled());
    /// ```
    pub const fn nd_enabled(&self) -> bool {
        self.0 & Self::ND_MASK != 0
    }

    /// Disable no delayed ACK.
    ///
    /// See [`SocketMode::nd_enabled`] for more information.
    pub fn disable_nd(&mut self) {
        self.0 &= !Self::ND_MASK
    }

    /// Enable no delayed ACK.
    ///
    /// See [`SocketMode::nd_enabled`] for more information.
    pub fn enable_nd(&mut self) {
        self.0 |= Self::ND_MASK
    }

    /// Multicast IGMP version.
    ///
    /// This applies only for a socket with the UDP protocol.
    ///
    /// This field configures the version for IGMP messages (join/leave/report).
    ///
    /// * `false` IGMP version 2
    /// * `true` IGMP version 1
    ///
    /// # Example
    ///
    /// ```
    /// let mut sn_mr = w5500_ll::SocketMode::default();
    /// assert!(!sn_mr.mc());
    /// sn_mr.set_igmp_v1();
    /// assert!(sn_mr.mc());
    /// sn_mr.set_igmp_v2();
    /// assert!(!sn_mr.mc());
    /// ```
    pub const fn mc(&self) -> bool {
        self.0 & Self::MC_MASK != 0
    }

    /// Set IGMP version 1.
    ///
    /// See [`SocketMode::mc`] for more information.
    pub fn set_igmp_v1(&mut self) {
        self.0 |= Self::MC_MASK
    }

    /// Set IGMP version 2.
    ///
    /// See [`SocketMode::mc`] for more information.
    pub fn set_igmp_v2(&mut self) {
        self.0 &= !Self::MC_MASK
    }

    /// Multicast blocking.
    ///
    /// This applies only for a socket with the MACRAW protocol.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sn_mr = w5500_ll::SocketMode::default();
    /// assert!(!sn_mr.mmb_enabled());
    /// sn_mr.enable_mmb();
    /// assert!(sn_mr.mmb_enabled());
    /// sn_mr.disable_mmb();
    /// assert!(!sn_mr.mmb_enabled());
    /// ```
    pub const fn mmb_enabled(&self) -> bool {
        self.0 & Self::MMB_MASK != 0
    }

    /// Enable multicast blocking.
    ///
    /// See [`SocketMode::mmb_enabled`] for more information.
    pub fn enable_mmb(&mut self) {
        self.0 |= Self::MMB_MASK
    }

    /// Disable multicast blocking.
    ///
    /// See [`SocketMode::mmb_enabled`] for more information.
    pub fn disable_mmb(&mut self) {
        self.0 &= !Self::MMB_MASK
    }

    /// Unicast blocking enabled.
    ///
    /// This applies only for a socket with the UDP protocol.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sn_mr = w5500_ll::SocketMode::default();
    /// assert!(!sn_mr.ucastb_enabled());
    /// sn_mr.enable_ucastb();
    /// assert!(sn_mr.ucastb_enabled());
    /// sn_mr.disable_ucastb();
    /// assert!(!sn_mr.ucastb_enabled());
    /// ```
    pub const fn ucastb_enabled(&self) -> bool {
        self.0 & Self::UCASTB_MASK != 0
    }

    /// Enable unicast blocking.
    ///
    /// See [`SocketMode::ucastb_enabled`] for more information.
    pub fn enable_ucastb(&mut self) {
        self.0 |= Self::UCASTB_MASK
    }

    /// Disable unicast blocking.
    ///
    /// See [`SocketMode::ucastb_enabled`] for more information.
    pub fn disable_ucastb(&mut self) {
        self.0 &= !Self::UCASTB_MASK
    }

    /// IPV6 packet blocking.
    ///
    /// This applies only for a socket with the MACRAW protocol.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sn_mr = w5500_ll::SocketMode::default();
    /// assert!(!sn_mr.mip6b_enabled());
    /// sn_mr.enable_mip6b();
    /// assert!(sn_mr.mip6b_enabled());
    /// sn_mr.disable_mip6b();
    /// assert!(!sn_mr.mip6b_enabled());
    /// ```
    pub const fn mip6b_enabled(&self) -> bool {
        self.0 & Self::MIP6B_MASK != 0
    }

    /// Enable unicast blocking.
    ///
    /// See [`SocketMode::mip6b_enabled`] for more information.
    pub fn enable_mip6b(&mut self) {
        self.0 |= Self::MIP6B_MASK
    }

    /// Disable unicast blocking.
    ///
    /// See [`SocketMode::mip6b_enabled`] for more information.
    pub fn disable_mip6b(&mut self) {
        self.0 &= !Self::MIP6B_MASK
    }
}

/// Socket Interrupt Register.
///
/// Indicated the socket status, such as connection, termination,
/// receiving data, and timeout.
///
/// This is used by the [`crate::Registers::sn_ir`] and
/// [`crate::Registers::set_sn_ir`] methods.
#[derive(Debug, Copy, Clone, Eq, PartialEq)]
pub struct SocketInterrupt(u8);
impl_u8_for!(SocketInterrupt);

impl Default for SocketInterrupt {
    fn default() -> Self {
        Self(Self::RESET)
    }
}

impl SocketInterrupt {
    /// Socket interrupt status register (Sn_IR) reset value.
    pub const RESET: u8 = 0x00;

    /// Bit offset for the `CON` field.
    pub const CON_OFFSET: u8 = 0;
    /// Bit offset for the `DISCON` field.
    pub const DISCON_OFFSET: u8 = 1;
    /// Bit offset for the `RECV` field.
    pub const RECV_OFFSET: u8 = 2;
    /// Bit offset for the `TIMEOUT` field.
    pub const TIMEOUT_OFFSET: u8 = 3;
    /// Bit offset for the `SENDOK` field.
    pub const SENDOK_OFFSET: u8 = 4;

    /// Bit mask for the `CON` field.
    pub const CON_MASK: u8 = 1 << Self::CON_OFFSET;
    /// Bit mask for the `DISCON` field.
    pub const DISCON_MASK: u8 = 1 << Self::DISCON_OFFSET;
    /// Bit mask for the `RECV` field.
    pub const RECV_MASK: u8 = 1 << Self::RECV_OFFSET;
    /// Bit mask for the `TIMEOUT` field.
    pub const TIMEOUT_MASK: u8 = 1 << Self::TIMEOUT_OFFSET;
    /// Bit mask for the `SENDOK` field.
    pub const SENDOK_MASK: u8 = 1 << Self::SENDOK_OFFSET;

    /// Get the value of the `CON` interrupt.
    ///
    /// This is issued once when the connection with the peer is successful.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sir = w5500_ll::SocketInterrupt::default();
    /// assert!(!sir.con_raised());
    /// # sir.clear_con();
    /// # assert!(sir.con_raised());
    /// ```
    pub const fn con_raised(&self) -> bool {
        self.0 & Self::CON_MASK != 0
    }

    /// Clear the `CON` interrupt by writing `1`.
    pub fn clear_con(&mut self) {
        self.0 |= Self::CON_MASK
    }

    /// Get the value of the `DISCON` interrupt.
    ///
    /// This is issued when FIN or FIN/ACK packet is received from a peer.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sir = w5500_ll::SocketInterrupt::default();
    /// assert!(!sir.discon_raised());
    /// # sir.clear_discon();
    /// # assert!(sir.discon_raised());
    /// ```
    pub const fn discon_raised(&self) -> bool {
        self.0 & Self::DISCON_MASK != 0
    }

    /// Clear the `DISCON` interrupt by writing `1`.
    pub fn clear_discon(&mut self) {
        self.0 |= Self::DISCON_MASK
    }

    /// Get the value of the `RECV` interrupt.
    ///
    /// This is issued whenever data is received from a peer.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sir = w5500_ll::SocketInterrupt::default();
    /// assert!(!sir.recv_raised());
    /// # sir.clear_recv();
    /// # assert!(sir.recv_raised());
    /// ```
    pub const fn recv_raised(&self) -> bool {
        self.0 & Self::RECV_MASK != 0
    }

    /// Clear the `RECV` interrupt by writing `1`.
    pub fn clear_recv(&mut self) {
        self.0 |= Self::RECV_MASK
    }

    /// Get the value of the `TIMEOUT` interrupt.
    ///
    /// This is issued when ARP<sub>TO</sub> or TCP<sub>TO</sub> occurs.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sir = w5500_ll::SocketInterrupt::default();
    /// assert!(!sir.timeout_raised());
    /// # sir.clear_timeout();
    /// # assert!(sir.timeout_raised());
    /// ```
    pub const fn timeout_raised(&self) -> bool {
        self.0 & Self::TIMEOUT_MASK != 0
    }

    /// Clear the `TIMEOUT` interrupt by writing `1`.
    pub fn clear_timeout(&mut self) {
        self.0 |= Self::TIMEOUT_MASK
    }

    /// Get the value of the `SENDOK` interrupt.
    ///
    /// This is issued when SEND command is completed.
    ///
    /// # Example
    ///
    /// ```
    /// let mut sir = w5500_ll::SocketInterrupt::default();
    /// assert!(!sir.sendok_raised());
    /// # sir.clear_sendok();
    /// # assert!(sir.sendok_raised());
    /// ```
    pub fn sendok_raised(&self) -> bool {
        self.0 & Self::SENDOK_MASK != 0
    }

    /// Clear the `SENDOK` interrupt by writing `1`.
    pub fn clear_sendok(&mut self) {
        self.0 |= Self::SENDOK_MASK
    }
}

/// Socket Interrupt Mask Register.
///
/// This is used by the [`crate::Registers::sn_imr`] and
/// [`crate::Registers::set_sn_imr`] methods.
#[derive(Debug, Copy, Clone, Eq, PartialEq)]
pub struct SocketInterruptMask(u8);
impl_u8_for!(SocketInterruptMask);

impl Default for SocketInterruptMask {
    fn default() -> Self {
        Self(Self::RESET)
    }
}

impl SocketInterruptMask {
    /// Socket interrupt mask register (Sn_IMR) reset value.
    pub const RESET: u8 = 0xFF;

    /// Mask all socket interrupts.
    ///
    /// # Example
    ///
    /// ```
    /// use w5500_ll::SocketInterruptMask;
    /// assert!(SocketInterruptMask::ALL_MASKED.con_masked());
    /// assert!(SocketInterruptMask::ALL_MASKED.discon_masked());
    /// assert!(SocketInterruptMask::ALL_MASKED.recv_masked());
    /// assert!(SocketInterruptMask::ALL_MASKED.timeout_masked());
    /// assert!(SocketInterruptMask::ALL_MASKED.sendok_masked());
    /// ```
    pub const ALL_MASKED: SocketInterruptMask = SocketInterruptMask(0xE0);

    /// Check if the `CON` interrupt is masked.
    ///
    /// # Example
    ///
    /// ```
    /// let mut simr = w5500_ll::SocketInterruptMask::default();
    /// assert!(!simr.con_masked());
    /// simr.mask_con();
    /// assert!(simr.con_masked());
    /// simr.unmask_con();
    /// assert!(!simr.con_masked());
    /// ```
    pub const fn con_masked(&self) -> bool {
        self.0 & SocketInterrupt::CON_MASK == 0
    }

    /// Unmask the `CON` interrupt.
    pub fn unmask_con(&mut self) {
        self.0 |= SocketInterrupt::CON_MASK
    }

    /// Mask the `CON` interrupt.
    pub fn mask_con(&mut self) {
        self.0 &= !SocketInterrupt::CON_MASK
    }

    /// Check if the `DISCON` interrupt is masked.
    ///
    /// # Example
    ///
    /// ```
    /// let mut simr = w5500_ll::SocketInterruptMask::default();
    /// assert!(!simr.discon_masked());
    /// simr.mask_discon();
    /// assert!(simr.discon_masked());
    /// simr.unmask_discon();
    /// assert!(!simr.discon_masked());
    /// ```
    pub const fn discon_masked(&self) -> bool {
        self.0 & SocketInterrupt::DISCON_MASK == 0
    }

    /// Unmask the `DISCON` interrupt.
    pub fn unmask_discon(&mut self) {
        self.0 |= SocketInterrupt::DISCON_MASK
    }

    /// Mask the `DISCON` interrupt.
    pub fn mask_discon(&mut self) {
        self.0 &= !SocketInterrupt::DISCON_MASK
    }

    /// Check if the `RECV` interrupt is masked.
    ///
    /// # Example
    ///
    /// ```
    /// let mut simr = w5500_ll::SocketInterruptMask::default();
    /// assert!(!simr.recv_masked());
    /// simr.mask_recv();
    /// assert!(simr.recv_masked());
    /// simr.unmask_recv();
    /// assert!(!simr.recv_masked());
    /// ```
    pub const fn recv_masked(&self) -> bool {
        self.0 & SocketInterrupt::RECV_MASK == 0
    }

    /// Unmask the `RECV` interrupt.
    pub fn unmask_recv(&mut self) {
        self.0 |= SocketInterrupt::RECV_MASK
    }

    /// Mask the `RECV` interrupt.
    pub fn mask_recv(&mut self) {
        self.0 &= !SocketInterrupt::RECV_MASK
    }

    /// Check if the `TIMEOUT` interrupt is masked.
    ///
    /// # Example
    ///
    /// ```
    /// let mut simr = w5500_ll::SocketInterruptMask::default();
    /// assert!(!simr.timeout_masked());
    /// simr.mask_timeout();
    /// assert!(simr.timeout_masked());
    /// simr.unmask_timeout();
    /// assert!(!simr.timeout_masked());
    /// ```
    pub const fn timeout_masked(&self) -> bool {
        self.0 & SocketInterrupt::TIMEOUT_MASK == 0
    }

    /// Unmask the `TIMEOUT` interrupt.
    pub fn unmask_timeout(&mut self) {
        self.0 |= SocketInterrupt::TIMEOUT_MASK
    }

    /// Mask the `TIMEOUT` interrupt.
    pub fn mask_timeout(&mut self) {
        self.0 &= !SocketInterrupt::TIMEOUT_MASK
    }

    /// Check if the `SENDOK` interrupt is masked.
    ///
    /// # Example
    ///
    /// ```
    /// let mut simr = w5500_ll::SocketInterruptMask::default();
    /// assert!(!simr.sendok_masked());
    /// simr.mask_sendok();
    /// assert!(simr.sendok_masked());
    /// simr.unmask_sendok();
    /// assert!(!simr.sendok_masked());
    /// ```
    pub fn sendok_masked(&self) -> bool {
        self.0 & SocketInterrupt::SENDOK_MASK == 0
    }

    /// Unmask the `SENDOK` interrupt.
    pub fn unmask_sendok(&mut self) {
        self.0 |= SocketInterrupt::SENDOK_MASK
    }

    /// Mask the `SENDOK` interrupt.
    pub fn mask_sendok(&mut self) {
        self.0 &= !SocketInterrupt::SENDOK_MASK
    }
}