sv_sim 0.1.0

A simple SystemVerilog simulation tool written in rust
Documentation