1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
#![allow(non_upper_case_globals)]
use bitflags::bitflags;
pub enum Register {
BcdTypeCRevL = 0x06,
BcdTypeCRevH = 0x07,
BcdUsbPDRevL = 0x08,
BcdUsbPDRevH = 0x09,
DeviceCapabHigh = 0x0A,
AlertStatus1 = 0x0B,
AlertStatus1Mask = 0x0C,
PortStatus0 = 0x0D,
PortStatus1 = 0x0E,
TypeCMonitoringStatus0 = 0x0F,
TypeCMonitoringStatus1 = 0x10,
CCStatus = 0x11,
CCHWFaultStatus0 = 0x12,
CCHWFaultStatus1 = 0x13,
PDTypeCStatus = 0x14,
TypeCStatus = 0x15,
PRTStatus = 0x16,
PDCommandCtrl = 0x1A,
MonitoringCtrl0 = 0x20,
MonitoringCtrl2 = 0x22,
ResetCtrl = 0x23,
VbusDischargeTimeCtrl = 0x25,
VbusDischargeCtrl = 0x26,
VbusCtrl = 0x27,
PEFSM = 0x29,
GpioSWGpio = 0x2D,
DeviceId = 0x2F,
RXHeaderL = 0x31,
RXHeaderH = 0x32,
RXDataObj = 0x33,
TXHeaderL = 0x51,
TXHeaderH = 0x52,
DPMPDONumb = 0x70,
DPMSNKPDO1 = 0x85,
DPMSNKPDO2 = 0x89,
DPMSNKPDO3 = 0x8D,
RDORegStatus = 0x91,
}
bitflags! {
pub struct AlertMask: u8 {
const PortStatus = 0b0100_0000;
const TypeCMonitoringStatus = 0b0010_0000;
const CCFaultStatus = 0b0001_0000;
const PRTStatus = 0b0000_0010;
const _Default = Self::PortStatus.bits | Self::TypeCMonitoringStatus.bits | Self::PRTStatus.bits;
}
}
impl Default for AlertMask {
fn default() -> Self {
AlertMask::_Default
}
}
bitflags! {
pub struct Alert: u8 {
const PortStatus = 0b0100_0000;
const TypeCMonitoringStatus = 0b0010_0000;
const CCHWFaultStatus = 0b0001_0000;
const PDTypeCStatus = 0b0000_1000;
const PRTStatus = 0b0000_0010;
const _Mask = Self::PortStatus.bits
| Self::TypeCMonitoringStatus.bits
| Self::CCHWFaultStatus.bits
| Self::PDTypeCStatus.bits
| Self::PRTStatus.bits;
}
}
impl Alert {
pub(crate) fn from_masked_bits(bits: u8) -> Alert {
Self::from_bits(bits & Self::_Mask.bits).unwrap()
}
}