1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
#[doc = "Register `AFRL` reader"]
pub struct R(crate::R<AFRL_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<AFRL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<AFRL_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<AFRL_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `AFRL` writer"]
pub struct W(crate::W<AFRL_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<AFRL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<AFRL_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<AFRL_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `AFSEL7` reader - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL7_R = crate::FieldReader<u8, u8>;
#[doc = "Field `AFSEL7` writer - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL7_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AFRL_SPEC, u8, u8, 4, O>;
#[doc = "Field `AFSEL6` reader - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL6_R = crate::FieldReader<u8, u8>;
#[doc = "Field `AFSEL6` writer - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL6_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AFRL_SPEC, u8, u8, 4, O>;
#[doc = "Field `AFSEL5` reader - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL5_R = crate::FieldReader<u8, u8>;
#[doc = "Field `AFSEL5` writer - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AFRL_SPEC, u8, u8, 4, O>;
#[doc = "Field `AFSEL4` reader - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL4_R = crate::FieldReader<u8, u8>;
#[doc = "Field `AFSEL4` writer - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AFRL_SPEC, u8, u8, 4, O>;
#[doc = "Field `AFSEL3` reader - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL3_R = crate::FieldReader<u8, u8>;
#[doc = "Field `AFSEL3` writer - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AFRL_SPEC, u8, u8, 4, O>;
#[doc = "Field `AFSEL2` reader - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL2_R = crate::FieldReader<u8, u8>;
#[doc = "Field `AFSEL2` writer - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AFRL_SPEC, u8, u8, 4, O>;
#[doc = "Field `AFSEL1` reader - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL1_R = crate::FieldReader<u8, u8>;
#[doc = "Field `AFSEL1` writer - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AFRL_SPEC, u8, u8, 4, O>;
#[doc = "Field `AFSEL0` reader - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL0_R = crate::FieldReader<u8, u8>;
#[doc = "Field `AFSEL0` writer - Alternate function selection for port x bit y (y = 0..7)"]
pub type AFSEL0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AFRL_SPEC, u8, u8, 4, O>;
impl R {
#[doc = "Bits 28:31 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel7(&self) -> AFSEL7_R {
AFSEL7_R::new(((self.bits >> 28) & 0x0f) as u8)
}
#[doc = "Bits 24:27 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel6(&self) -> AFSEL6_R {
AFSEL6_R::new(((self.bits >> 24) & 0x0f) as u8)
}
#[doc = "Bits 20:23 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel5(&self) -> AFSEL5_R {
AFSEL5_R::new(((self.bits >> 20) & 0x0f) as u8)
}
#[doc = "Bits 16:19 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel4(&self) -> AFSEL4_R {
AFSEL4_R::new(((self.bits >> 16) & 0x0f) as u8)
}
#[doc = "Bits 12:15 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel3(&self) -> AFSEL3_R {
AFSEL3_R::new(((self.bits >> 12) & 0x0f) as u8)
}
#[doc = "Bits 8:11 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel2(&self) -> AFSEL2_R {
AFSEL2_R::new(((self.bits >> 8) & 0x0f) as u8)
}
#[doc = "Bits 4:7 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel1(&self) -> AFSEL1_R {
AFSEL1_R::new(((self.bits >> 4) & 0x0f) as u8)
}
#[doc = "Bits 0:3 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel0(&self) -> AFSEL0_R {
AFSEL0_R::new((self.bits & 0x0f) as u8)
}
}
impl W {
#[doc = "Bits 28:31 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel7(&mut self) -> AFSEL7_W<28> {
AFSEL7_W::new(self)
}
#[doc = "Bits 24:27 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel6(&mut self) -> AFSEL6_W<24> {
AFSEL6_W::new(self)
}
#[doc = "Bits 20:23 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel5(&mut self) -> AFSEL5_W<20> {
AFSEL5_W::new(self)
}
#[doc = "Bits 16:19 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel4(&mut self) -> AFSEL4_W<16> {
AFSEL4_W::new(self)
}
#[doc = "Bits 12:15 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel3(&mut self) -> AFSEL3_W<12> {
AFSEL3_W::new(self)
}
#[doc = "Bits 8:11 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel2(&mut self) -> AFSEL2_W<8> {
AFSEL2_W::new(self)
}
#[doc = "Bits 4:7 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel1(&mut self) -> AFSEL1_W<4> {
AFSEL1_W::new(self)
}
#[doc = "Bits 0:3 - Alternate function selection for port x bit y (y = 0..7)"]
#[inline(always)]
pub fn afsel0(&mut self) -> AFSEL0_W<0> {
AFSEL0_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "GPIO alternate function low register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [afrl](index.html) module"]
pub struct AFRL_SPEC;
impl crate::RegisterSpec for AFRL_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [afrl::R](R) reader structure"]
impl crate::Readable for AFRL_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [afrl::W](W) writer structure"]
impl crate::Writable for AFRL_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets AFRL to value 0"]
impl crate::Resettable for AFRL_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
