1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136

#[doc = "Register `RG3CR` reader"]
pub struct R(crate::R<RG3CR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<RG3CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<RG3CR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<RG3CR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `RG3CR` writer"]
pub struct W(crate::W<RG3CR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<RG3CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<RG3CR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<RG3CR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `GNBREQ` reader - Number of Request"]
pub type GNBREQ_R = crate::FieldReader<u8, u8>;
#[doc = "Field `GNBREQ` writer - Number of Request"]
pub type GNBREQ_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RG3CR_SPEC, u8, u8, 5, O>;
#[doc = "Field `GPOL` reader - Generation Polarity"]
pub type GPOL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `GPOL` writer - Generation Polarity"]
pub type GPOL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RG3CR_SPEC, u8, u8, 2, O>;
#[doc = "Field `GE` reader - Generation Enable"]
pub type GE_R = crate::BitReader<bool>;
#[doc = "Field `GE` writer - Generation Enable"]
pub type GE_W<'a, const O: u8> = crate::BitWriter<'a, u32, RG3CR_SPEC, bool, O>;
#[doc = "Field `OIE` reader - Overrun Interrupt Enable"]
pub type OIE_R = crate::BitReader<bool>;
#[doc = "Field `OIE` writer - Overrun Interrupt Enable"]
pub type OIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, RG3CR_SPEC, bool, O>;
#[doc = "Field `SIG_ID` reader - Signal ID"]
pub type SIG_ID_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SIG_ID` writer - Signal ID"]
pub type SIG_ID_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RG3CR_SPEC, u8, u8, 5, O>;
impl R {
    #[doc = "Bits 19:23 - Number of Request"]
    #[inline(always)]
    pub fn gnbreq(&self) -> GNBREQ_R {
        GNBREQ_R::new(((self.bits >> 19) & 0x1f) as u8)
    }
    #[doc = "Bits 17:18 - Generation Polarity"]
    #[inline(always)]
    pub fn gpol(&self) -> GPOL_R {
        GPOL_R::new(((self.bits >> 17) & 3) as u8)
    }
    #[doc = "Bit 16 - Generation Enable"]
    #[inline(always)]
    pub fn ge(&self) -> GE_R {
        GE_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 8 - Overrun Interrupt Enable"]
    #[inline(always)]
    pub fn oie(&self) -> OIE_R {
        OIE_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bits 0:4 - Signal ID"]
    #[inline(always)]
    pub fn sig_id(&self) -> SIG_ID_R {
        SIG_ID_R::new((self.bits & 0x1f) as u8)
    }
}
impl W {
    #[doc = "Bits 19:23 - Number of Request"]
    #[inline(always)]
    pub fn gnbreq(&mut self) -> GNBREQ_W<19> {
        GNBREQ_W::new(self)
    }
    #[doc = "Bits 17:18 - Generation Polarity"]
    #[inline(always)]
    pub fn gpol(&mut self) -> GPOL_W<17> {
        GPOL_W::new(self)
    }
    #[doc = "Bit 16 - Generation Enable"]
    #[inline(always)]
    pub fn ge(&mut self) -> GE_W<16> {
        GE_W::new(self)
    }
    #[doc = "Bit 8 - Overrun Interrupt Enable"]
    #[inline(always)]
    pub fn oie(&mut self) -> OIE_W<8> {
        OIE_W::new(self)
    }
    #[doc = "Bits 0:4 - Signal ID"]
    #[inline(always)]
    pub fn sig_id(&mut self) -> SIG_ID_W<0> {
        SIG_ID_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DMA Request Generator 3 Control Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rg3cr](index.html) module"]
pub struct RG3CR_SPEC;
impl crate::RegisterSpec for RG3CR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [rg3cr::R](R) reader structure"]
impl crate::Readable for RG3CR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [rg3cr::W](W) writer structure"]
impl crate::Writable for RG3CR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets RG3CR to value 0"]
impl crate::Resettable for RG3CR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}