1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220
#[doc = "Reader of register C2AP_B1FZR1"] pub type R = crate::R<u32, super::C2AP_B1FZR1>; #[doc = "Writer for register C2AP_B1FZR1"] pub type W = crate::W<u32, super::C2AP_B1FZR1>; #[doc = "Register C2AP_B1FZR1 `reset()`'s with value 0"] impl crate::ResetValue for super::C2AP_B1FZR1 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `DBG_LPTIM2_STOP`"] pub type DBG_LPTIM2_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_LPTIM2_STOP`"] pub struct DBG_LPTIM2_STOP_W<'a> { w: &'a mut W, } impl<'a> DBG_LPTIM2_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `DBG_RTC_STOP`"] pub type DBG_RTC_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_RTC_STOP`"] pub struct DBG_RTC_STOP_W<'a> { w: &'a mut W, } impl<'a> DBG_RTC_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `DBG_IWDG_STOP`"] pub type DBG_IWDG_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_IWDG_STOP`"] pub struct DBG_IWDG_STOP_W<'a> { w: &'a mut W, } impl<'a> DBG_IWDG_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `DBG_I2C1_STOP`"] pub type DBG_I2C1_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_I2C1_STOP`"] pub struct DBG_I2C1_STOP_W<'a> { w: &'a mut W, } impl<'a> DBG_I2C1_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `DBG_I2C3_STOP`"] pub type DBG_I2C3_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_I2C3_STOP`"] pub struct DBG_I2C3_STOP_W<'a> { w: &'a mut W, } impl<'a> DBG_I2C3_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } #[doc = "Reader of field `DBG_LPTIM1_STOP`"] pub type DBG_LPTIM1_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_LPTIM1_STOP`"] pub struct DBG_LPTIM1_STOP_W<'a> { w: &'a mut W, } impl<'a> DBG_LPTIM1_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } impl R { #[doc = "Bit 0 - LPTIM2 counter stopped when core is halted"] #[inline(always)] pub fn dbg_lptim2_stop(&self) -> DBG_LPTIM2_STOP_R { DBG_LPTIM2_STOP_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 10 - RTC counter stopped when core is halted"] #[inline(always)] pub fn dbg_rtc_stop(&self) -> DBG_RTC_STOP_R { DBG_RTC_STOP_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 12 - IWDG stopped when core is halted"] #[inline(always)] pub fn dbg_iwdg_stop(&self) -> DBG_IWDG_STOP_R { DBG_IWDG_STOP_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 21 - I2C1 SMBUS timeout stopped when core is halted"] #[inline(always)] pub fn dbg_i2c1_stop(&self) -> DBG_I2C1_STOP_R { DBG_I2C1_STOP_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bit 23 - I2C3 SMBUS timeout stopped when core is halted"] #[inline(always)] pub fn dbg_i2c3_stop(&self) -> DBG_I2C3_STOP_R { DBG_I2C3_STOP_R::new(((self.bits >> 23) & 0x01) != 0) } #[doc = "Bit 31 - LPTIM1 counter stopped when core is halted"] #[inline(always)] pub fn dbg_lptim1_stop(&self) -> DBG_LPTIM1_STOP_R { DBG_LPTIM1_STOP_R::new(((self.bits >> 31) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - LPTIM2 counter stopped when core is halted"] #[inline(always)] pub fn dbg_lptim2_stop(&mut self) -> DBG_LPTIM2_STOP_W { DBG_LPTIM2_STOP_W { w: self } } #[doc = "Bit 10 - RTC counter stopped when core is halted"] #[inline(always)] pub fn dbg_rtc_stop(&mut self) -> DBG_RTC_STOP_W { DBG_RTC_STOP_W { w: self } } #[doc = "Bit 12 - IWDG stopped when core is halted"] #[inline(always)] pub fn dbg_iwdg_stop(&mut self) -> DBG_IWDG_STOP_W { DBG_IWDG_STOP_W { w: self } } #[doc = "Bit 21 - I2C1 SMBUS timeout stopped when core is halted"] #[inline(always)] pub fn dbg_i2c1_stop(&mut self) -> DBG_I2C1_STOP_W { DBG_I2C1_STOP_W { w: self } } #[doc = "Bit 23 - I2C3 SMBUS timeout stopped when core is halted"] #[inline(always)] pub fn dbg_i2c3_stop(&mut self) -> DBG_I2C3_STOP_W { DBG_I2C3_STOP_W { w: self } } #[doc = "Bit 31 - LPTIM1 counter stopped when core is halted"] #[inline(always)] pub fn dbg_lptim1_stop(&mut self) -> DBG_LPTIM1_STOP_W { DBG_LPTIM1_STOP_W { w: self } } }