1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165

#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - Clock control register"]
    pub cr: CR,
    #[doc = "0x04 - Internal clock sources calibration register"]
    pub icscr: ICSCR,
    _reserved0: [u8; 4usize],
    #[doc = "0x0c - Clock configuration register"]
    pub cfgr: CFGR,
    #[doc = "0x10 - Clock interrupt enable register"]
    pub cier: CIER,
    #[doc = "0x14 - Clock interrupt flag register"]
    pub cifr: CIFR,
    #[doc = "0x18 - Clock interrupt clear register"]
    pub cicr: CICR,
    #[doc = "0x1c - GPIO reset register"]
    pub ioprstr: IOPRSTR,
    #[doc = "0x20 - AHB peripheral reset register"]
    pub ahbrstr: AHBRSTR,
    #[doc = "0x24 - APB2 peripheral reset register"]
    pub apb2rstr: APB2RSTR,
    #[doc = "0x28 - APB1 peripheral reset register"]
    pub apb1rstr: APB1RSTR,
    #[doc = "0x2c - GPIO clock enable register"]
    pub iopenr: IOPENR,
    #[doc = "0x30 - AHB peripheral clock enable register"]
    pub ahbenr: AHBENR,
    #[doc = "0x34 - APB2 peripheral clock enable register"]
    pub apb2enr: APB2ENR,
    #[doc = "0x38 - APB1 peripheral clock enable register"]
    pub apb1enr: APB1ENR,
    #[doc = "0x3c - GPIO clock enable in sleep mode register"]
    pub iopsmen: IOPSMEN,
    #[doc = "0x40 - AHB peripheral clock enable in sleep mode register"]
    pub ahbsmenr: AHBSMENR,
    #[doc = "0x44 - APB2 peripheral clock enable in sleep mode register"]
    pub apb2smenr: APB2SMENR,
    #[doc = "0x48 - APB1 peripheral clock enable in sleep mode register"]
    pub apb1smenr: APB1SMENR,
    #[doc = "0x4c - Clock configuration register"]
    pub ccipr: CCIPR,
    #[doc = "0x50 - Control and status register"]
    pub csr: CSR,
}
#[doc = "Clock control register"]
pub struct CR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Clock control register"]
pub mod cr;
#[doc = "Internal clock sources calibration register"]
pub struct ICSCR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Internal clock sources calibration register"]
pub mod icscr;
#[doc = "Clock configuration register"]
pub struct CFGR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Clock configuration register"]
pub mod cfgr;
#[doc = "Clock interrupt enable register"]
pub struct CIER {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Clock interrupt enable register"]
pub mod cier;
#[doc = "Clock interrupt flag register"]
pub struct CIFR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Clock interrupt flag register"]
pub mod cifr;
#[doc = "Clock interrupt clear register"]
pub struct CICR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Clock interrupt clear register"]
pub mod cicr;
#[doc = "GPIO reset register"]
pub struct IOPRSTR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "GPIO reset register"]
pub mod ioprstr;
#[doc = "AHB peripheral reset register"]
pub struct AHBRSTR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "AHB peripheral reset register"]
pub mod ahbrstr;
#[doc = "APB2 peripheral reset register"]
pub struct APB2RSTR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "APB2 peripheral reset register"]
pub mod apb2rstr;
#[doc = "APB1 peripheral reset register"]
pub struct APB1RSTR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "APB1 peripheral reset register"]
pub mod apb1rstr;
#[doc = "GPIO clock enable register"]
pub struct IOPENR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "GPIO clock enable register"]
pub mod iopenr;
#[doc = "AHB peripheral clock enable register"]
pub struct AHBENR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "AHB peripheral clock enable register"]
pub mod ahbenr;
#[doc = "APB2 peripheral clock enable register"]
pub struct APB2ENR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "APB2 peripheral clock enable register"]
pub mod apb2enr;
#[doc = "APB1 peripheral clock enable register"]
pub struct APB1ENR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "APB1 peripheral clock enable register"]
pub mod apb1enr;
#[doc = "GPIO clock enable in sleep mode register"]
pub struct IOPSMEN {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "GPIO clock enable in sleep mode register"]
pub mod iopsmen;
#[doc = "AHB peripheral clock enable in sleep mode register"]
pub struct AHBSMENR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "AHB peripheral clock enable in sleep mode register"]
pub mod ahbsmenr;
#[doc = "APB2 peripheral clock enable in sleep mode register"]
pub struct APB2SMENR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "APB2 peripheral clock enable in sleep mode register"]
pub mod apb2smenr;
#[doc = "APB1 peripheral clock enable in sleep mode register"]
pub struct APB1SMENR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "APB1 peripheral clock enable in sleep mode register"]
pub mod apb1smenr;
#[doc = "Clock configuration register"]
pub struct CCIPR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Clock configuration register"]
pub mod ccipr;
#[doc = "Control and status register"]
pub struct CSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Control and status register"]
pub mod csr;