Struct stm32h743::mdma::mdma_c12isr::R
[−]
[src]
pub struct R { /* fields omitted */ }
Value read from the register
Methods
impl R
[src]
pub fn bits(&self) -> u32
[src]
Value of the register as raw bits
pub fn teif12(&self) -> TEIF12R
[src]
Bit 0 - Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
pub fn ctcif12(&self) -> CTCIF12R
[src]
Bit 1 - Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
pub fn brtif12(&self) -> BRTIF12R
[src]
Bit 2 - Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
pub fn btif12(&self) -> BTIF12R
[src]
Bit 3 - Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
pub fn tcif12(&self) -> TCIF12R
[src]
Bit 4 - channel x buffer transfer complete
pub fn crqa12(&self) -> CRQA12R
[src]
Bit 16 - channel x request active flag