1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
#[doc = "Register `FLTINR1` reader"]
pub struct R(crate::R<FLTINR1_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<FLTINR1_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<FLTINR1_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<FLTINR1_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `FLTINR1` writer"]
pub struct W(crate::W<FLTINR1_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<FLTINR1_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<FLTINR1_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<FLTINR1_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `FLT4LCK` reader - FLT4LCK"]
pub type FLT4LCK_R = crate::BitReader<bool>;
#[doc = "Field `FLT4LCK` writer - FLT4LCK"]
pub type FLT4LCK_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT4F` reader - FLT4F"]
pub type FLT4F_R = crate::FieldReader<u8, u8>;
#[doc = "Field `FLT4F` writer - FLT4F"]
pub type FLT4F_W<'a, const O: u8> = crate::FieldWriter<'a, u32, FLTINR1_SPEC, u8, u8, 4, O>;
#[doc = "Field `FLT4SRC` reader - FLT4SRC"]
pub type FLT4SRC_R = crate::BitReader<bool>;
#[doc = "Field `FLT4SRC` writer - FLT4SRC"]
pub type FLT4SRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT4P` reader - FLT4P"]
pub type FLT4P_R = crate::BitReader<bool>;
#[doc = "Field `FLT4P` writer - FLT4P"]
pub type FLT4P_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT4E` reader - FLT4E"]
pub type FLT4E_R = crate::BitReader<bool>;
#[doc = "Field `FLT4E` writer - FLT4E"]
pub type FLT4E_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT3LCK` reader - FLT3LCK"]
pub type FLT3LCK_R = crate::BitReader<bool>;
#[doc = "Field `FLT3LCK` writer - FLT3LCK"]
pub type FLT3LCK_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT3F` reader - FLT3F"]
pub type FLT3F_R = crate::FieldReader<u8, u8>;
#[doc = "Field `FLT3F` writer - FLT3F"]
pub type FLT3F_W<'a, const O: u8> = crate::FieldWriter<'a, u32, FLTINR1_SPEC, u8, u8, 4, O>;
#[doc = "Field `FLT3SRC` reader - FLT3SRC"]
pub type FLT3SRC_R = crate::BitReader<bool>;
#[doc = "Field `FLT3SRC` writer - FLT3SRC"]
pub type FLT3SRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT3P` reader - FLT3P"]
pub type FLT3P_R = crate::BitReader<bool>;
#[doc = "Field `FLT3P` writer - FLT3P"]
pub type FLT3P_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT3E` reader - FLT3E"]
pub type FLT3E_R = crate::BitReader<bool>;
#[doc = "Field `FLT3E` writer - FLT3E"]
pub type FLT3E_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT2LCK` reader - FLT2LCK"]
pub type FLT2LCK_R = crate::BitReader<bool>;
#[doc = "Field `FLT2LCK` writer - FLT2LCK"]
pub type FLT2LCK_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT2F` reader - FLT2F"]
pub type FLT2F_R = crate::FieldReader<u8, u8>;
#[doc = "Field `FLT2F` writer - FLT2F"]
pub type FLT2F_W<'a, const O: u8> = crate::FieldWriter<'a, u32, FLTINR1_SPEC, u8, u8, 4, O>;
#[doc = "Field `FLT2SRC` reader - FLT2SRC"]
pub type FLT2SRC_R = crate::BitReader<bool>;
#[doc = "Field `FLT2SRC` writer - FLT2SRC"]
pub type FLT2SRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT2P` reader - FLT2P"]
pub type FLT2P_R = crate::BitReader<bool>;
#[doc = "Field `FLT2P` writer - FLT2P"]
pub type FLT2P_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT2E` reader - FLT2E"]
pub type FLT2E_R = crate::BitReader<bool>;
#[doc = "Field `FLT2E` writer - FLT2E"]
pub type FLT2E_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT1LCK` reader - FLT1LCK"]
pub type FLT1LCK_R = crate::BitReader<bool>;
#[doc = "Field `FLT1LCK` writer - FLT1LCK"]
pub type FLT1LCK_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT1F` reader - FLT1F"]
pub type FLT1F_R = crate::FieldReader<u8, u8>;
#[doc = "Field `FLT1F` writer - FLT1F"]
pub type FLT1F_W<'a, const O: u8> = crate::FieldWriter<'a, u32, FLTINR1_SPEC, u8, u8, 4, O>;
#[doc = "Field `FLT1SRC` reader - FLT1SRC"]
pub type FLT1SRC_R = crate::BitReader<bool>;
#[doc = "Field `FLT1SRC` writer - FLT1SRC"]
pub type FLT1SRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT1P` reader - FLT1P"]
pub type FLT1P_R = crate::BitReader<bool>;
#[doc = "Field `FLT1P` writer - FLT1P"]
pub type FLT1P_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
#[doc = "Field `FLT1E` reader - FLT1E"]
pub type FLT1E_R = crate::BitReader<bool>;
#[doc = "Field `FLT1E` writer - FLT1E"]
pub type FLT1E_W<'a, const O: u8> = crate::BitWriter<'a, u32, FLTINR1_SPEC, bool, O>;
impl R {
#[doc = "Bit 31 - FLT4LCK"]
#[inline(always)]
pub fn flt4lck(&self) -> FLT4LCK_R {
FLT4LCK_R::new(((self.bits >> 31) & 1) != 0)
}
#[doc = "Bits 27:30 - FLT4F"]
#[inline(always)]
pub fn flt4f(&self) -> FLT4F_R {
FLT4F_R::new(((self.bits >> 27) & 0x0f) as u8)
}
#[doc = "Bit 26 - FLT4SRC"]
#[inline(always)]
pub fn flt4src(&self) -> FLT4SRC_R {
FLT4SRC_R::new(((self.bits >> 26) & 1) != 0)
}
#[doc = "Bit 25 - FLT4P"]
#[inline(always)]
pub fn flt4p(&self) -> FLT4P_R {
FLT4P_R::new(((self.bits >> 25) & 1) != 0)
}
#[doc = "Bit 24 - FLT4E"]
#[inline(always)]
pub fn flt4e(&self) -> FLT4E_R {
FLT4E_R::new(((self.bits >> 24) & 1) != 0)
}
#[doc = "Bit 23 - FLT3LCK"]
#[inline(always)]
pub fn flt3lck(&self) -> FLT3LCK_R {
FLT3LCK_R::new(((self.bits >> 23) & 1) != 0)
}
#[doc = "Bits 19:22 - FLT3F"]
#[inline(always)]
pub fn flt3f(&self) -> FLT3F_R {
FLT3F_R::new(((self.bits >> 19) & 0x0f) as u8)
}
#[doc = "Bit 18 - FLT3SRC"]
#[inline(always)]
pub fn flt3src(&self) -> FLT3SRC_R {
FLT3SRC_R::new(((self.bits >> 18) & 1) != 0)
}
#[doc = "Bit 17 - FLT3P"]
#[inline(always)]
pub fn flt3p(&self) -> FLT3P_R {
FLT3P_R::new(((self.bits >> 17) & 1) != 0)
}
#[doc = "Bit 16 - FLT3E"]
#[inline(always)]
pub fn flt3e(&self) -> FLT3E_R {
FLT3E_R::new(((self.bits >> 16) & 1) != 0)
}
#[doc = "Bit 15 - FLT2LCK"]
#[inline(always)]
pub fn flt2lck(&self) -> FLT2LCK_R {
FLT2LCK_R::new(((self.bits >> 15) & 1) != 0)
}
#[doc = "Bits 11:14 - FLT2F"]
#[inline(always)]
pub fn flt2f(&self) -> FLT2F_R {
FLT2F_R::new(((self.bits >> 11) & 0x0f) as u8)
}
#[doc = "Bit 10 - FLT2SRC"]
#[inline(always)]
pub fn flt2src(&self) -> FLT2SRC_R {
FLT2SRC_R::new(((self.bits >> 10) & 1) != 0)
}
#[doc = "Bit 9 - FLT2P"]
#[inline(always)]
pub fn flt2p(&self) -> FLT2P_R {
FLT2P_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 8 - FLT2E"]
#[inline(always)]
pub fn flt2e(&self) -> FLT2E_R {
FLT2E_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bit 7 - FLT1LCK"]
#[inline(always)]
pub fn flt1lck(&self) -> FLT1LCK_R {
FLT1LCK_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bits 3:6 - FLT1F"]
#[inline(always)]
pub fn flt1f(&self) -> FLT1F_R {
FLT1F_R::new(((self.bits >> 3) & 0x0f) as u8)
}
#[doc = "Bit 2 - FLT1SRC"]
#[inline(always)]
pub fn flt1src(&self) -> FLT1SRC_R {
FLT1SRC_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 1 - FLT1P"]
#[inline(always)]
pub fn flt1p(&self) -> FLT1P_R {
FLT1P_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 0 - FLT1E"]
#[inline(always)]
pub fn flt1e(&self) -> FLT1E_R {
FLT1E_R::new((self.bits & 1) != 0)
}
}
impl W {
#[doc = "Bit 31 - FLT4LCK"]
#[inline(always)]
pub fn flt4lck(&mut self) -> FLT4LCK_W<31> {
FLT4LCK_W::new(self)
}
#[doc = "Bits 27:30 - FLT4F"]
#[inline(always)]
pub fn flt4f(&mut self) -> FLT4F_W<27> {
FLT4F_W::new(self)
}
#[doc = "Bit 26 - FLT4SRC"]
#[inline(always)]
pub fn flt4src(&mut self) -> FLT4SRC_W<26> {
FLT4SRC_W::new(self)
}
#[doc = "Bit 25 - FLT4P"]
#[inline(always)]
pub fn flt4p(&mut self) -> FLT4P_W<25> {
FLT4P_W::new(self)
}
#[doc = "Bit 24 - FLT4E"]
#[inline(always)]
pub fn flt4e(&mut self) -> FLT4E_W<24> {
FLT4E_W::new(self)
}
#[doc = "Bit 23 - FLT3LCK"]
#[inline(always)]
pub fn flt3lck(&mut self) -> FLT3LCK_W<23> {
FLT3LCK_W::new(self)
}
#[doc = "Bits 19:22 - FLT3F"]
#[inline(always)]
pub fn flt3f(&mut self) -> FLT3F_W<19> {
FLT3F_W::new(self)
}
#[doc = "Bit 18 - FLT3SRC"]
#[inline(always)]
pub fn flt3src(&mut self) -> FLT3SRC_W<18> {
FLT3SRC_W::new(self)
}
#[doc = "Bit 17 - FLT3P"]
#[inline(always)]
pub fn flt3p(&mut self) -> FLT3P_W<17> {
FLT3P_W::new(self)
}
#[doc = "Bit 16 - FLT3E"]
#[inline(always)]
pub fn flt3e(&mut self) -> FLT3E_W<16> {
FLT3E_W::new(self)
}
#[doc = "Bit 15 - FLT2LCK"]
#[inline(always)]
pub fn flt2lck(&mut self) -> FLT2LCK_W<15> {
FLT2LCK_W::new(self)
}
#[doc = "Bits 11:14 - FLT2F"]
#[inline(always)]
pub fn flt2f(&mut self) -> FLT2F_W<11> {
FLT2F_W::new(self)
}
#[doc = "Bit 10 - FLT2SRC"]
#[inline(always)]
pub fn flt2src(&mut self) -> FLT2SRC_W<10> {
FLT2SRC_W::new(self)
}
#[doc = "Bit 9 - FLT2P"]
#[inline(always)]
pub fn flt2p(&mut self) -> FLT2P_W<9> {
FLT2P_W::new(self)
}
#[doc = "Bit 8 - FLT2E"]
#[inline(always)]
pub fn flt2e(&mut self) -> FLT2E_W<8> {
FLT2E_W::new(self)
}
#[doc = "Bit 7 - FLT1LCK"]
#[inline(always)]
pub fn flt1lck(&mut self) -> FLT1LCK_W<7> {
FLT1LCK_W::new(self)
}
#[doc = "Bits 3:6 - FLT1F"]
#[inline(always)]
pub fn flt1f(&mut self) -> FLT1F_W<3> {
FLT1F_W::new(self)
}
#[doc = "Bit 2 - FLT1SRC"]
#[inline(always)]
pub fn flt1src(&mut self) -> FLT1SRC_W<2> {
FLT1SRC_W::new(self)
}
#[doc = "Bit 1 - FLT1P"]
#[inline(always)]
pub fn flt1p(&mut self) -> FLT1P_W<1> {
FLT1P_W::new(self)
}
#[doc = "Bit 0 - FLT1E"]
#[inline(always)]
pub fn flt1e(&mut self) -> FLT1E_W<0> {
FLT1E_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "HRTIM Fault Input Register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fltinr1](index.html) module"]
pub struct FLTINR1_SPEC;
impl crate::RegisterSpec for FLTINR1_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [fltinr1::R](R) reader structure"]
impl crate::Readable for FLTINR1_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [fltinr1::W](W) writer structure"]
impl crate::Writable for FLTINR1_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets FLTINR1 to value 0"]
impl crate::Resettable for FLTINR1_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
