1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
#[doc = "Register `HWCFGR1` reader"]
pub struct R(crate::R<HWCFGR1_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<HWCFGR1_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<HWCFGR1_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<HWCFGR1_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Field `NBIOPORT` reader - HW configuration of number of IO ports"]
pub struct NBIOPORT_R(crate::FieldReader<u8, u8>);
impl NBIOPORT_R {
pub(crate) fn new(bits: u8) -> Self {
NBIOPORT_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for NBIOPORT_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `CPUEVTEN` reader - HW configuration of CPU event output enable"]
pub struct CPUEVTEN_R(crate::FieldReader<u8, u8>);
impl CPUEVTEN_R {
pub(crate) fn new(bits: u8) -> Self {
CPUEVTEN_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for CPUEVTEN_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `NBCPUS` reader - configuration number of CPUs"]
pub struct NBCPUS_R(crate::FieldReader<u8, u8>);
impl NBCPUS_R {
pub(crate) fn new(bits: u8) -> Self {
NBCPUS_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for NBCPUS_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `NBEVENTS` reader - configuration number of event"]
pub struct NBEVENTS_R(crate::FieldReader<u8, u8>);
impl NBEVENTS_R {
pub(crate) fn new(bits: u8) -> Self {
NBEVENTS_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for NBEVENTS_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl R {
#[doc = "Bits 16:23 - HW configuration of number of IO ports"]
#[inline(always)]
pub fn nbioport(&self) -> NBIOPORT_R {
NBIOPORT_R::new(((self.bits >> 16) & 0xff) as u8)
}
#[doc = "Bits 12:15 - HW configuration of CPU event output enable"]
#[inline(always)]
pub fn cpuevten(&self) -> CPUEVTEN_R {
CPUEVTEN_R::new(((self.bits >> 12) & 0x0f) as u8)
}
#[doc = "Bits 8:11 - configuration number of CPUs"]
#[inline(always)]
pub fn nbcpus(&self) -> NBCPUS_R {
NBCPUS_R::new(((self.bits >> 8) & 0x0f) as u8)
}
#[doc = "Bits 0:7 - configuration number of event"]
#[inline(always)]
pub fn nbevents(&self) -> NBEVENTS_R {
NBEVENTS_R::new((self.bits & 0xff) as u8)
}
}
#[doc = "Hardware configuration registers\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hwcfgr1](index.html) module"]
pub struct HWCFGR1_SPEC;
impl crate::RegisterSpec for HWCFGR1_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [hwcfgr1::R](R) reader structure"]
impl crate::Readable for HWCFGR1_SPEC {
type Reader = R;
}
#[doc = "`reset()` method sets HWCFGR1 to value 0x0005_1021"]
impl crate::Resettable for HWCFGR1_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x0005_1021
}
}