[−][src]Struct stm32f4xx_hal::stm32::otg_hs_host::RegisterBlock
Register block
Fields
otg_hs_hcfg: OTG_HS_HCFG
0x00 - OTG_HS host configuration register
otg_hs_hfir: OTG_HS_HFIR
0x04 - OTG_HS Host frame interval register
otg_hs_hfnum: OTG_HS_HFNUM
0x08 - OTG_HS host frame number/frame time remaining register
otg_hs_hptxsts: OTG_HS_HPTXSTS
0x10 - OTG_HS_Host periodic transmit FIFO/queue status register
otg_hs_haint: OTG_HS_HAINT
0x14 - OTG_HS Host all channels interrupt register
otg_hs_haintmsk: OTG_HS_HAINTMSK
0x18 - OTG_HS host all channels interrupt mask register
otg_hs_hprt: OTG_HS_HPRT
0x40 - OTG_HS host port control and status register
otg_hs_hcchar0: OTG_HS_HCCHAR0
0x100 - OTG_HS host channel-0 characteristics register
otg_hs_hcsplt0: OTG_HS_HCSPLT0
0x104 - OTG_HS host channel-0 split control register
otg_hs_hcint0: OTG_HS_HCINT0
0x108 - OTG_HS host channel-11 interrupt register
otg_hs_hcintmsk0: OTG_HS_HCINTMSK0
0x10c - OTG_HS host channel-11 interrupt mask register
otg_hs_hctsiz0: OTG_HS_HCTSIZ0
0x110 - OTG_HS host channel-11 transfer size register
otg_hs_hcdma0: OTG_HS_HCDMA0
0x114 - OTG_HS host channel-0 DMA address register
otg_hs_hcchar1: OTG_HS_HCCHAR1
0x120 - OTG_HS host channel-1 characteristics register
otg_hs_hcsplt1: OTG_HS_HCSPLT1
0x124 - OTG_HS host channel-1 split control register
otg_hs_hcint1: OTG_HS_HCINT1
0x128 - OTG_HS host channel-1 interrupt register
otg_hs_hcintmsk1: OTG_HS_HCINTMSK1
0x12c - OTG_HS host channel-1 interrupt mask register
otg_hs_hctsiz1: OTG_HS_HCTSIZ1
0x130 - OTG_HS host channel-1 transfer size register
otg_hs_hcdma1: OTG_HS_HCDMA1
0x134 - OTG_HS host channel-1 DMA address register
otg_hs_hcchar2: OTG_HS_HCCHAR2
0x140 - OTG_HS host channel-2 characteristics register
otg_hs_hcsplt2: OTG_HS_HCSPLT2
0x144 - OTG_HS host channel-2 split control register
otg_hs_hcint2: OTG_HS_HCINT2
0x148 - OTG_HS host channel-2 interrupt register
otg_hs_hcintmsk2: OTG_HS_HCINTMSK2
0x14c - OTG_HS host channel-2 interrupt mask register
otg_hs_hctsiz2: OTG_HS_HCTSIZ2
0x150 - OTG_HS host channel-2 transfer size register
otg_hs_hcdma2: OTG_HS_HCDMA2
0x154 - OTG_HS host channel-2 DMA address register
otg_hs_hcchar3: OTG_HS_HCCHAR3
0x160 - OTG_HS host channel-3 characteristics register
otg_hs_hcsplt3: OTG_HS_HCSPLT3
0x164 - OTG_HS host channel-3 split control register
otg_hs_hcint3: OTG_HS_HCINT3
0x168 - OTG_HS host channel-3 interrupt register
otg_hs_hcintmsk3: OTG_HS_HCINTMSK3
0x16c - OTG_HS host channel-3 interrupt mask register
otg_hs_hctsiz3: OTG_HS_HCTSIZ3
0x170 - OTG_HS host channel-3 transfer size register
otg_hs_hcdma3: OTG_HS_HCDMA3
0x174 - OTG_HS host channel-3 DMA address register
otg_hs_hcchar4: OTG_HS_HCCHAR4
0x180 - OTG_HS host channel-4 characteristics register
otg_hs_hcsplt4: OTG_HS_HCSPLT4
0x184 - OTG_HS host channel-4 split control register
otg_hs_hcint4: OTG_HS_HCINT4
0x188 - OTG_HS host channel-4 interrupt register
otg_hs_hcintmsk4: OTG_HS_HCINTMSK4
0x18c - OTG_HS host channel-4 interrupt mask register
otg_hs_hctsiz4: OTG_HS_HCTSIZ4
0x190 - OTG_HS host channel-4 transfer size register
otg_hs_hcdma4: OTG_HS_HCDMA4
0x194 - OTG_HS host channel-4 DMA address register
otg_hs_hcchar5: OTG_HS_HCCHAR5
0x1a0 - OTG_HS host channel-5 characteristics register
otg_hs_hcsplt5: OTG_HS_HCSPLT5
0x1a4 - OTG_HS host channel-5 split control register
otg_hs_hcint5: OTG_HS_HCINT5
0x1a8 - OTG_HS host channel-5 interrupt register
otg_hs_hcintmsk5: OTG_HS_HCINTMSK5
0x1ac - OTG_HS host channel-5 interrupt mask register
otg_hs_hctsiz5: OTG_HS_HCTSIZ5
0x1b0 - OTG_HS host channel-5 transfer size register
otg_hs_hcdma5: OTG_HS_HCDMA5
0x1b4 - OTG_HS host channel-5 DMA address register
otg_hs_hcchar6: OTG_HS_HCCHAR6
0x1c0 - OTG_HS host channel-6 characteristics register
otg_hs_hcsplt6: OTG_HS_HCSPLT6
0x1c4 - OTG_HS host channel-6 split control register
otg_hs_hcint6: OTG_HS_HCINT6
0x1c8 - OTG_HS host channel-6 interrupt register
otg_hs_hcintmsk6: OTG_HS_HCINTMSK6
0x1cc - OTG_HS host channel-6 interrupt mask register
otg_hs_hctsiz6: OTG_HS_HCTSIZ6
0x1d0 - OTG_HS host channel-6 transfer size register
otg_hs_hcdma6: OTG_HS_HCDMA6
0x1d4 - OTG_HS host channel-6 DMA address register
otg_hs_hcchar7: OTG_HS_HCCHAR7
0x1e0 - OTG_HS host channel-7 characteristics register
otg_hs_hcsplt7: OTG_HS_HCSPLT7
0x1e4 - OTG_HS host channel-7 split control register
otg_hs_hcint7: OTG_HS_HCINT7
0x1e8 - OTG_HS host channel-7 interrupt register
otg_hs_hcintmsk7: OTG_HS_HCINTMSK7
0x1ec - OTG_HS host channel-7 interrupt mask register
otg_hs_hctsiz7: OTG_HS_HCTSIZ7
0x1f0 - OTG_HS host channel-7 transfer size register
otg_hs_hcdma7: OTG_HS_HCDMA7
0x1f4 - OTG_HS host channel-7 DMA address register
otg_hs_hcchar8: OTG_HS_HCCHAR8
0x200 - OTG_HS host channel-8 characteristics register
otg_hs_hcsplt8: OTG_HS_HCSPLT8
0x204 - OTG_HS host channel-8 split control register
otg_hs_hcint8: OTG_HS_HCINT8
0x208 - OTG_HS host channel-8 interrupt register
otg_hs_hcintmsk8: OTG_HS_HCINTMSK8
0x20c - OTG_HS host channel-8 interrupt mask register
otg_hs_hctsiz8: OTG_HS_HCTSIZ8
0x210 - OTG_HS host channel-8 transfer size register
otg_hs_hcdma8: OTG_HS_HCDMA8
0x214 - OTG_HS host channel-8 DMA address register
otg_hs_hcchar9: OTG_HS_HCCHAR9
0x220 - OTG_HS host channel-9 characteristics register
otg_hs_hcsplt9: OTG_HS_HCSPLT9
0x224 - OTG_HS host channel-9 split control register
otg_hs_hcint9: OTG_HS_HCINT9
0x228 - OTG_HS host channel-9 interrupt register
otg_hs_hcintmsk9: OTG_HS_HCINTMSK9
0x22c - OTG_HS host channel-9 interrupt mask register
otg_hs_hctsiz9: OTG_HS_HCTSIZ9
0x230 - OTG_HS host channel-9 transfer size register
otg_hs_hcdma9: OTG_HS_HCDMA9
0x234 - OTG_HS host channel-9 DMA address register
otg_hs_hcchar10: OTG_HS_HCCHAR10
0x240 - OTG_HS host channel-10 characteristics register
otg_hs_hcsplt10: OTG_HS_HCSPLT10
0x244 - OTG_HS host channel-10 split control register
otg_hs_hcint10: OTG_HS_HCINT10
0x248 - OTG_HS host channel-10 interrupt register
otg_hs_hcintmsk10: OTG_HS_HCINTMSK10
0x24c - OTG_HS host channel-10 interrupt mask register
otg_hs_hctsiz10: OTG_HS_HCTSIZ10
0x250 - OTG_HS host channel-10 transfer size register
otg_hs_hcdma10: OTG_HS_HCDMA10
0x254 - OTG_HS host channel-10 DMA address register
otg_hs_hcchar11: OTG_HS_HCCHAR11
0x260 - OTG_HS host channel-11 characteristics register
otg_hs_hcsplt11: OTG_HS_HCSPLT11
0x264 - OTG_HS host channel-11 split control register
otg_hs_hcint11: OTG_HS_HCINT11
0x268 - OTG_HS host channel-11 interrupt register
otg_hs_hcintmsk11: OTG_HS_HCINTMSK11
0x26c - OTG_HS host channel-11 interrupt mask register
otg_hs_hctsiz11: OTG_HS_HCTSIZ11
0x270 - OTG_HS host channel-11 transfer size register
otg_hs_hcdma11: OTG_HS_HCDMA11
0x274 - OTG_HS host channel-11 DMA address register
Auto Trait Implementations
impl Send for RegisterBlock
impl !Sync for RegisterBlock
Blanket Implementations
impl<T> From for T
[src]
impl<T, U> TryFrom for T where
U: Into<T>,
[src]
U: Into<T>,
type Error = Infallible
The type returned in the event of a conversion error.
fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>
[src]
impl<T, U> TryInto for T where
U: TryFrom<T>,
[src]
U: TryFrom<T>,
type Error = <U as TryFrom<T>>::Error
The type returned in the event of a conversion error.
fn try_into(self) -> Result<U, <U as TryFrom<T>>::Error>
[src]
impl<T, U> Into for T where
U: From<T>,
[src]
U: From<T>,
impl<T> Borrow for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T> BorrowMut for T where
T: ?Sized,
[src]
T: ?Sized,
fn borrow_mut(&mut self) -> &mut T
[src]
impl<T> Any for T where
T: 'static + ?Sized,
[src]
T: 'static + ?Sized,
impl<T> Same for T
type Output = T
Should always be Self