Struct stm32f40x::dma2::s3cr::W
[−]
[src]
pub struct W { /* fields omitted */ }
Value to write to the register
Methods
impl W
[src]
fn reset_value() -> W
[src]
Reset value of the register
unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register
fn chsel(&mut self) -> _CHSELW
[src]
Bits 25:27 - Channel selection
fn mburst(&mut self) -> _MBURSTW
[src]
Bits 23:24 - Memory burst transfer configuration
fn pburst(&mut self) -> _PBURSTW
[src]
Bits 21:22 - Peripheral burst transfer configuration
fn ack(&mut self) -> _ACKW
[src]
Bit 20 - ACK
fn ct(&mut self) -> _CTW
[src]
Bit 19 - Current target(only in double buffer mode)
fn dbm(&mut self) -> _DBMW
[src]
Bit 18 - Double buffer mode
fn pl(&mut self) -> _PLW
[src]
Bits 16:17 - Priority level
fn pincos(&mut self) -> _PINCOSW
[src]
Bit 15 - Peripheral increment offset size
fn msize(&mut self) -> _MSIZEW
[src]
Bits 13:14 - Memory data size
fn psize(&mut self) -> _PSIZEW
[src]
Bits 11:12 - Peripheral data size
fn minc(&mut self) -> _MINCW
[src]
Bit 10 - Memory increment mode
fn pinc(&mut self) -> _PINCW
[src]
Bit 9 - Peripheral increment mode
fn circ(&mut self) -> _CIRCW
[src]
Bit 8 - Circular mode
fn dir(&mut self) -> _DIRW
[src]
Bits 6:7 - Data transfer direction
fn pfctrl(&mut self) -> _PFCTRLW
[src]
Bit 5 - Peripheral flow controller
fn tcie(&mut self) -> _TCIEW
[src]
Bit 4 - Transfer complete interrupt enable
fn htie(&mut self) -> _HTIEW
[src]
Bit 3 - Half transfer interrupt enable
fn teie(&mut self) -> _TEIEW
[src]
Bit 2 - Transfer error interrupt enable
fn dmeie(&mut self) -> _DMEIEW
[src]
Bit 1 - Direct mode error interrupt enable
fn en(&mut self) -> _ENW
[src]
Bit 0 - Stream enable / flag stream ready when read low