Struct stm32f1xx_hal::pac::rcc::RegisterBlock

pub struct RegisterBlock {
    pub cr: Reg<CR_SPEC>,
    pub cfgr: Reg<CFGR_SPEC>,
    pub cir: Reg<CIR_SPEC>,
    pub apb2rstr: Reg<APB2RSTR_SPEC>,
    pub apb1rstr: Reg<APB1RSTR_SPEC>,
    pub ahbenr: Reg<AHBENR_SPEC>,
    pub apb2enr: Reg<APB2ENR_SPEC>,
    pub apb1enr: Reg<APB1ENR_SPEC>,
    pub bdcr: Reg<BDCR_SPEC>,
    pub csr: Reg<CSR_SPEC>,
}

Register block

Fields

cr: Reg<CR_SPEC>

0x00 - Clock control register

cfgr: Reg<CFGR_SPEC>

0x04 - Clock configuration register (RCC_CFGR)

cir: Reg<CIR_SPEC>

0x08 - Clock interrupt register (RCC_CIR)

apb2rstr: Reg<APB2RSTR_SPEC>

0x0c - APB2 peripheral reset register (RCC_APB2RSTR)

apb1rstr: Reg<APB1RSTR_SPEC>

0x10 - APB1 peripheral reset register (RCC_APB1RSTR)

ahbenr: Reg<AHBENR_SPEC>

0x14 - AHB Peripheral Clock enable register (RCC_AHBENR)

apb2enr: Reg<APB2ENR_SPEC>

0x18 - APB2 peripheral clock enable register (RCC_APB2ENR)

apb1enr: Reg<APB1ENR_SPEC>

0x1c - APB1 peripheral clock enable register (RCC_APB1ENR)

bdcr: Reg<BDCR_SPEC>

0x20 - Backup domain control register (RCC_BDCR)

csr: Reg<CSR_SPEC>

0x24 - Control/status register (RCC_CSR)