1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
#![no_std]
pub use rp2040_hal as hal;
#[cfg(feature = "rt")]
extern crate cortex_m_rt;
#[cfg(feature = "boot2")]
#[link_section = ".boot2"]
#[no_mangle]
#[used]
pub static BOOT2_FIRMWARE: [u8; 256] = rp2040_boot2::BOOT_LOADER_GD25Q64CS;
pub use hal::pac;
rp2040_hal::bsp_pins!(
Gpio0 { name: tx },
Gpio1 { name: rx },
Gpio2 { name: gpio2 },
Gpio3 { name: gpio3 },
Gpio4 { name: sda },
Gpio5 { name: scl },
Gpio6 { name: gpio6 },
Gpio7 { name: gpio7 },
Gpio8 { name: gpio8 },
Gpio9 { name: gpio9 },
Gpio10 { name: gpio10 },
Gpio11 { name: gpio11 },
Gpio12 { name: gpio12 },
Gpio13 { name: gpio13 },
Gpio14 { name: gpio14 },
Gpio15 { name: gpio15 },
Gpio16 { name: cipo },
Gpio17 { name: cs },
Gpio18 { name: sck },
Gpio19 { name: copi },
Gpio20 { name: led },
Gpio21 { name: neopixel },
Gpio22 { name: gpio22 },
Gpio23 { name: gpio23 },
Gpio24 { name: gpio24 },
Gpio25 { name: gpio25 },
Gpio26 { name: a0 },
Gpio27 { name: a1 },
Gpio28 { name: a2 },
Gpio29 { name: a3 },
);
pub const XOSC_CRYSTAL_FREQ: u32 = 12_000_000;
pub mod prelude {
pub use crate as bsp;
pub use crate::Pins;
pub use crate::BOOT2_FIRMWARE as _;
pub use crate::XOSC_CRYSTAL_FREQ;
pub use core::iter::once;
pub use embedded_hal::adc::OneShot;
pub use embedded_hal::digital::v2::ToggleableOutputPin;
pub use embedded_hal::timer::CountDown;
pub use fugit::ExtU32;
pub use rp2040_hal::{
clocks::{init_clocks_and_plls, Clock},
pac,
pio::PIOExt,
prelude::*,
timer::Timer,
watchdog::Watchdog,
Sio,
};
pub use smart_leds::SmartLedsWrite;
pub use ws2812_pio::Ws2812;
}
#[allow(non_snake_case)]
#[allow(unused)]
pub struct Board {
pub pins: Pins,
pub CBP: pac::CBP,
pub CPUID: pac::CPUID,
pub DCB: pac::DCB,
pub DWT: pac::DWT,
pub FPB: pac::FPB,
pub ITM: pac::ITM,
pub MPU: pac::MPU,
pub NVIC: pac::NVIC,
pub SCB: pac::SCB,
pub SYST: pac::SYST,
pub TPIU: pac::TPIU,
pub BUSCTRL: pac::BUSCTRL,
pub DMA: pac::DMA,
pub I2C0: pac::I2C0,
pub I2C1: pac::I2C1,
pub IO_QSPI: pac::IO_QSPI,
pub PIO0: pac::PIO0,
pub PIO1: pac::PIO1,
pub PPB: pac::PPB,
pub PSM: pac::PSM,
pub PWM: pac::PWM,
pub RESETS: pac::RESETS,
pub ROSC: pac::ROSC,
pub RTC: pac::RTC,
pub SPI0: pac::SPI0,
pub SPI1: pac::SPI1,
pub SYSCFG: pac::SYSCFG,
pub SYSINFO: pac::SYSINFO,
pub TBMAN: pac::TBMAN,
pub UART0: pac::UART0,
pub UART1: pac::UART1,
pub USBCTRL_DPRAM: pac::USBCTRL_DPRAM,
pub USBCTRL_REGS: pac::USBCTRL_REGS,
pub VREG_AND_CHIP_RESET: pac::VREG_AND_CHIP_RESET,
pub XIP_CTRL: pac::XIP_CTRL,
pub XIP_SSI: pac::XIP_SSI,
pub clocks: rp2040_hal::clocks::ClocksManager,
pub adc: rp2040_hal::Adc,
pub timer: rp2040_hal::Timer,
}
impl Board {
pub fn take() -> Option<Self> {
Some(Self::new(
pac::Peripherals::take()?,
pac::CorePeripherals::take()?,
))
}
pub fn new(mut p: pac::Peripherals, cp: pac::CorePeripherals) -> Self {
use prelude::*;
let mut watchdog = Watchdog::new(p.WATCHDOG);
let sio = Sio::new(p.SIO);
let clocks = init_clocks_and_plls(
XOSC_CRYSTAL_FREQ,
p.XOSC,
p.CLOCKS,
p.PLL_SYS,
p.PLL_USB,
&mut p.RESETS,
&mut watchdog,
)
.ok()
.unwrap();
let pins = bsp::Pins::new(p.IO_BANK0, p.PADS_BANK0, sio.gpio_bank0, &mut p.RESETS);
let adc = bsp::hal::Adc::new(p.ADC, &mut p.RESETS);
let timer = Timer::new(p.TIMER, &mut p.RESETS);
Self {
pins,
CBP: cp.CBP,
CPUID: cp.CPUID,
DCB: cp.DCB,
DWT: cp.DWT,
FPB: cp.FPB,
ITM: cp.ITM,
MPU: cp.MPU,
NVIC: cp.NVIC,
SCB: cp.SCB,
SYST: cp.SYST,
TPIU: cp.TPIU,
BUSCTRL: p.BUSCTRL,
DMA: p.DMA,
I2C0: p.I2C0,
I2C1: p.I2C1,
IO_QSPI: p.IO_QSPI,
PIO0: p.PIO0,
PIO1: p.PIO1,
PPB: p.PPB,
PSM: p.PSM,
PWM: p.PWM,
RESETS: p.RESETS,
ROSC: p.ROSC,
RTC: p.RTC,
SPI0: p.SPI0,
SPI1: p.SPI1,
SYSCFG: p.SYSCFG,
SYSINFO: p.SYSINFO,
TBMAN: p.TBMAN,
UART0: p.UART0,
UART1: p.UART1,
USBCTRL_DPRAM: p.USBCTRL_DPRAM,
USBCTRL_REGS: p.USBCTRL_REGS,
VREG_AND_CHIP_RESET: p.VREG_AND_CHIP_RESET,
XIP_CTRL: p.XIP_CTRL,
XIP_SSI: p.XIP_SSI,
clocks,
adc,
timer,
}
}
}