riscv 0.5.3

Low level access to RISC-V processors
Documentation
# THIS FILE IS AUTOMATICALLY GENERATED BY CARGO
#
# When uploading crates to the registry Cargo will automatically
# "normalize" Cargo.toml files for maximal compatibility
# with all versions of Cargo and also rewrite `path` dependencies
# to registry (e.g., crates.io) dependencies
#
# If you believe there's an error in this file please file an
# issue against the rust-lang/cargo repository. If you're
# editing this file be aware that the upstream Cargo.toml
# will likely look very different (and much more reasonable)

[package]
name = "riscv"
version = "0.5.3"
authors = ["The RISC-V Team <risc-v@teams.rust-embedded.org>"]
description = "Low level access to RISC-V processors"
keywords = ["riscv", "register", "peripheral"]
categories = ["embedded", "hardware-support", "no-std"]
license = "ISC"
repository = "https://github.com/rust-embedded/riscv"
[dependencies.bare-metal]
version = "0.2.0"

[dependencies.bit_field]
version = "0.9.0"

[features]
inline-asm = []