Struct nrf52840::spim0::RegisterBlock[−][src]

#[repr(C)]

pub struct RegisterBlock {
    pub tasks_start: TASKS_START,
    pub tasks_stop: TASKS_STOP,
    pub tasks_suspend: TASKS_SUSPEND,
    pub tasks_resume: TASKS_RESUME,
    pub events_stopped: EVENTS_STOPPED,
    pub events_endrx: EVENTS_ENDRX,
    pub events_end: EVENTS_END,
    pub events_endtx: EVENTS_ENDTX,
    pub events_started: EVENTS_STARTED,
    pub shorts: SHORTS,
    pub intenset: INTENSET,
    pub intenclr: INTENCLR,
    pub stallstat: STALLSTAT,
    pub enable: ENABLE,
    pub psel: PSEL,
    pub frequency: FREQUENCY,
    pub rxd: RXD,
    pub txd: TXD,
    pub config: CONFIG,
    pub iftiming: IFTIMING,
    pub csnpol: CSNPOL,
    pub pseldcx: PSELDCX,
    pub dcxcnt: DCXCNT,
    pub orc: ORC,
    // some fields omitted
}

Register block

Fields

0x10 - Start SPI transaction

0x14 - Stop SPI transaction

0x1c - Suspend SPI transaction

0x20 - Resume SPI transaction

0x104 - SPI transaction has stopped

0x110 - End of RXD buffer reached

0x118 - End of RXD buffer and TXD buffer reached

0x120 - End of TXD buffer reached

0x14c - Transaction started

0x200 - Shortcut register

0x304 - Enable interrupt

0x308 - Disable interrupt

0x400 - Stall status for EasyDMA RAM accesses. The fields in this register is set to STALL by hardware whenever a stall occurres and can be cleared (set to NOSTALL) by the CPU.

0x500 - Enable SPIM

0x508 - Unspecified

0x524 - SPI frequency. Accuracy depends on the HFCLK source selected.

0x534 - RXD EasyDMA channel

0x544 - TXD EasyDMA channel

0x554 - Configuration register

0x560 - Unspecified

0x568 - Polarity of CSN output

0x56c - Pin select for DCX signal

0x570 - DCX configuration

0x5c0 - Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT

Auto Trait Implementations