1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
#[doc = "Register `FREQUENCY` reader"]
pub struct R(crate::R<FREQUENCY_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<FREQUENCY_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<FREQUENCY_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<FREQUENCY_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `FREQUENCY` writer"]
pub struct W(crate::W<FREQUENCY_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<FREQUENCY_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<FREQUENCY_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<FREQUENCY_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `FREQUENCY` reader - SPI master data rate"]
pub type FREQUENCY_R = crate::FieldReader<u32, FREQUENCY_A>;
#[doc = "SPI master data rate\n\nValue on reset: 67108864"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u32)]
pub enum FREQUENCY_A {
#[doc = "33554432: 125 kbps"]
K125 = 33554432,
#[doc = "67108864: 250 kbps"]
K250 = 67108864,
#[doc = "134217728: 500 kbps"]
K500 = 134217728,
#[doc = "268435456: 1 Mbps"]
M1 = 268435456,
#[doc = "536870912: 2 Mbps"]
M2 = 536870912,
#[doc = "1073741824: 4 Mbps"]
M4 = 1073741824,
#[doc = "2147483648: 8 Mbps"]
M8 = 2147483648,
}
impl From<FREQUENCY_A> for u32 {
#[inline(always)]
fn from(variant: FREQUENCY_A) -> Self {
variant as _
}
}
impl FREQUENCY_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> Option<FREQUENCY_A> {
match self.bits {
33554432 => Some(FREQUENCY_A::K125),
67108864 => Some(FREQUENCY_A::K250),
134217728 => Some(FREQUENCY_A::K500),
268435456 => Some(FREQUENCY_A::M1),
536870912 => Some(FREQUENCY_A::M2),
1073741824 => Some(FREQUENCY_A::M4),
2147483648 => Some(FREQUENCY_A::M8),
_ => None,
}
}
#[doc = "Checks if the value of the field is `K125`"]
#[inline(always)]
pub fn is_k125(&self) -> bool {
*self == FREQUENCY_A::K125
}
#[doc = "Checks if the value of the field is `K250`"]
#[inline(always)]
pub fn is_k250(&self) -> bool {
*self == FREQUENCY_A::K250
}
#[doc = "Checks if the value of the field is `K500`"]
#[inline(always)]
pub fn is_k500(&self) -> bool {
*self == FREQUENCY_A::K500
}
#[doc = "Checks if the value of the field is `M1`"]
#[inline(always)]
pub fn is_m1(&self) -> bool {
*self == FREQUENCY_A::M1
}
#[doc = "Checks if the value of the field is `M2`"]
#[inline(always)]
pub fn is_m2(&self) -> bool {
*self == FREQUENCY_A::M2
}
#[doc = "Checks if the value of the field is `M4`"]
#[inline(always)]
pub fn is_m4(&self) -> bool {
*self == FREQUENCY_A::M4
}
#[doc = "Checks if the value of the field is `M8`"]
#[inline(always)]
pub fn is_m8(&self) -> bool {
*self == FREQUENCY_A::M8
}
}
#[doc = "Field `FREQUENCY` writer - SPI master data rate"]
pub type FREQUENCY_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, FREQUENCY_SPEC, u32, FREQUENCY_A, 32, O>;
impl<'a, const O: u8> FREQUENCY_W<'a, O> {
#[doc = "125 kbps"]
#[inline(always)]
pub fn k125(self) -> &'a mut W {
self.variant(FREQUENCY_A::K125)
}
#[doc = "250 kbps"]
#[inline(always)]
pub fn k250(self) -> &'a mut W {
self.variant(FREQUENCY_A::K250)
}
#[doc = "500 kbps"]
#[inline(always)]
pub fn k500(self) -> &'a mut W {
self.variant(FREQUENCY_A::K500)
}
#[doc = "1 Mbps"]
#[inline(always)]
pub fn m1(self) -> &'a mut W {
self.variant(FREQUENCY_A::M1)
}
#[doc = "2 Mbps"]
#[inline(always)]
pub fn m2(self) -> &'a mut W {
self.variant(FREQUENCY_A::M2)
}
#[doc = "4 Mbps"]
#[inline(always)]
pub fn m4(self) -> &'a mut W {
self.variant(FREQUENCY_A::M4)
}
#[doc = "8 Mbps"]
#[inline(always)]
pub fn m8(self) -> &'a mut W {
self.variant(FREQUENCY_A::M8)
}
}
impl R {
#[doc = "Bits 0:31 - SPI master data rate"]
#[inline(always)]
pub fn frequency(&self) -> FREQUENCY_R {
FREQUENCY_R::new(self.bits)
}
}
impl W {
#[doc = "Bits 0:31 - SPI master data rate"]
#[inline(always)]
pub fn frequency(&mut self) -> FREQUENCY_W<0> {
FREQUENCY_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "SPI frequency. Accuracy depends on the HFCLK source selected.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [frequency](index.html) module"]
pub struct FREQUENCY_SPEC;
impl crate::RegisterSpec for FREQUENCY_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [frequency::R](R) reader structure"]
impl crate::Readable for FREQUENCY_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [frequency::W](W) writer structure"]
impl crate::Writable for FREQUENCY_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets FREQUENCY to value 0x0400_0000"]
impl crate::Resettable for FREQUENCY_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x0400_0000
}
}
