Struct nrf52::saadc::intenset::R [] [src]

pub struct R { /* fields omitted */ }

Value read from the register

Methods

impl R
[src]

[src]

Value of the register as raw bits

[src]

Bit 0 - Write '1' to Enable interrupt for STARTED event

[src]

Bit 1 - Write '1' to Enable interrupt for END event

[src]

Bit 2 - Write '1' to Enable interrupt for DONE event

[src]

Bit 3 - Write '1' to Enable interrupt for RESULTDONE event

[src]

Bit 4 - Write '1' to Enable interrupt for CALIBRATEDONE event

[src]

Bit 5 - Write '1' to Enable interrupt for STOPPED event

[src]

Bit 6 - Write '1' to Enable interrupt for CH[0].LIMITH event

[src]

Bit 7 - Write '1' to Enable interrupt for CH[0].LIMITL event

[src]

Bit 8 - Write '1' to Enable interrupt for CH[1].LIMITH event

[src]

Bit 9 - Write '1' to Enable interrupt for CH[1].LIMITL event

[src]

Bit 10 - Write '1' to Enable interrupt for CH[2].LIMITH event

[src]

Bit 11 - Write '1' to Enable interrupt for CH[2].LIMITL event

[src]

Bit 12 - Write '1' to Enable interrupt for CH[3].LIMITH event

[src]

Bit 13 - Write '1' to Enable interrupt for CH[3].LIMITL event

[src]

Bit 14 - Write '1' to Enable interrupt for CH[4].LIMITH event

[src]

Bit 15 - Write '1' to Enable interrupt for CH[4].LIMITL event

[src]

Bit 16 - Write '1' to Enable interrupt for CH[5].LIMITH event

[src]

Bit 17 - Write '1' to Enable interrupt for CH[5].LIMITL event

[src]

Bit 18 - Write '1' to Enable interrupt for CH[6].LIMITH event

[src]

Bit 19 - Write '1' to Enable interrupt for CH[6].LIMITL event

[src]

Bit 20 - Write '1' to Enable interrupt for CH[7].LIMITH event

[src]

Bit 21 - Write '1' to Enable interrupt for CH[7].LIMITL event