1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

#[doc = "Register `T32MIS1` reader"]
pub struct R(crate::R<T32MIS1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<T32MIS1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<T32MIS1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<T32MIS1_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `IFG` reader - Enabled interrupt status"]
pub type IFG_R = crate::BitReader<bool>;
impl R {
    #[doc = "Bit 0 - Enabled interrupt status"]
    #[inline(always)]
    pub fn ifg(&self) -> IFG_R {
        IFG_R::new((self.bits & 1) != 0)
    }
}
#[doc = "Timer 1 Interrupt Status Register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [t32mis1](index.html) module"]
pub struct T32MIS1_SPEC;
impl crate::RegisterSpec for T32MIS1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [t32mis1::R](R) reader structure"]
impl crate::Readable for T32MIS1_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets T32MIS1 to value 0"]
impl crate::Resettable for T32MIS1_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}