1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
#[doc = "Register `PSSCLRIFG` reader"]
pub struct R(crate::R<PSSCLRIFG_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<PSSCLRIFG_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<PSSCLRIFG_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<PSSCLRIFG_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `PSSCLRIFG` writer"]
pub struct W(crate::W<PSSCLRIFG_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<PSSCLRIFG_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<PSSCLRIFG_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<PSSCLRIFG_SPEC>) -> Self {
W(writer)
}
}
#[doc = "SVSMH clear interrupt flag\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CLRSVSMHIFG_AW {
#[doc = "0: No effect"]
CLRSVSMHIFG_0 = 0,
#[doc = "1: Clear pending interrupt flag"]
CLRSVSMHIFG_1 = 1,
}
impl From<CLRSVSMHIFG_AW> for bool {
#[inline(always)]
fn from(variant: CLRSVSMHIFG_AW) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `CLRSVSMHIFG` writer - SVSMH clear interrupt flag"]
pub type CLRSVSMHIFG_W<'a, const O: u8> =
crate::BitWriter<'a, u32, PSSCLRIFG_SPEC, CLRSVSMHIFG_AW, O>;
impl<'a, const O: u8> CLRSVSMHIFG_W<'a, O> {
#[doc = "No effect"]
#[inline(always)]
pub fn clrsvsmhifg_0(self) -> &'a mut W {
self.variant(CLRSVSMHIFG_AW::CLRSVSMHIFG_0)
}
#[doc = "Clear pending interrupt flag"]
#[inline(always)]
pub fn clrsvsmhifg_1(self) -> &'a mut W {
self.variant(CLRSVSMHIFG_AW::CLRSVSMHIFG_1)
}
}
impl W {
#[doc = "Bit 1 - SVSMH clear interrupt flag"]
#[inline(always)]
pub fn clrsvsmhifg(&mut self) -> CLRSVSMHIFG_W<1> {
CLRSVSMHIFG_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Clear Interrupt Flag Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pssclrifg](index.html) module"]
pub struct PSSCLRIFG_SPEC;
impl crate::RegisterSpec for PSSCLRIFG_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [pssclrifg::R](R) reader structure"]
impl crate::Readable for PSSCLRIFG_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [pssclrifg::W](W) writer structure"]
impl crate::Writable for PSSCLRIFG_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets PSSCLRIFG to value 0"]
impl crate::Resettable for PSSCLRIFG_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}