1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
#[doc = "Register `UCAxIRCTL` reader"]
pub struct R(crate::R<UCAXIRCTL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<UCAXIRCTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<UCAXIRCTL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<UCAXIRCTL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `UCAxIRCTL` writer"]
pub struct W(crate::W<UCAXIRCTL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<UCAXIRCTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<UCAXIRCTL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<UCAXIRCTL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "IrDA encoder/decoder enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum UCIREN_A {
    #[doc = "0: IrDA encoder/decoder disabled"]
    UCIREN_0 = 0,
    #[doc = "1: IrDA encoder/decoder enabled"]
    UCIREN_1 = 1,
}
impl From<UCIREN_A> for bool {
    #[inline(always)]
    fn from(variant: UCIREN_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `UCIREN` reader - IrDA encoder/decoder enable"]
pub type UCIREN_R = crate::BitReader<UCIREN_A>;
impl UCIREN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> UCIREN_A {
        match self.bits {
            false => UCIREN_A::UCIREN_0,
            true => UCIREN_A::UCIREN_1,
        }
    }
    #[doc = "Checks if the value of the field is `UCIREN_0`"]
    #[inline(always)]
    pub fn is_uciren_0(&self) -> bool {
        *self == UCIREN_A::UCIREN_0
    }
    #[doc = "Checks if the value of the field is `UCIREN_1`"]
    #[inline(always)]
    pub fn is_uciren_1(&self) -> bool {
        *self == UCIREN_A::UCIREN_1
    }
}
#[doc = "Field `UCIREN` writer - IrDA encoder/decoder enable"]
pub type UCIREN_W<'a, const O: u8> = crate::BitWriter<'a, u16, UCAXIRCTL_SPEC, UCIREN_A, O>;
impl<'a, const O: u8> UCIREN_W<'a, O> {
    #[doc = "IrDA encoder/decoder disabled"]
    #[inline(always)]
    pub fn uciren_0(self) -> &'a mut W {
        self.variant(UCIREN_A::UCIREN_0)
    }
    #[doc = "IrDA encoder/decoder enabled"]
    #[inline(always)]
    pub fn uciren_1(self) -> &'a mut W {
        self.variant(UCIREN_A::UCIREN_1)
    }
}
#[doc = "IrDA transmit pulse clock select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum UCIRTXCLK_A {
    #[doc = "0: BRCLK"]
    UCIRTXCLK_0 = 0,
    #[doc = "1: BITCLK16 when UCOS16 = 1. Otherwise, BRCLK."]
    UCIRTXCLK_1 = 1,
}
impl From<UCIRTXCLK_A> for bool {
    #[inline(always)]
    fn from(variant: UCIRTXCLK_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `UCIRTXCLK` reader - IrDA transmit pulse clock select"]
pub type UCIRTXCLK_R = crate::BitReader<UCIRTXCLK_A>;
impl UCIRTXCLK_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> UCIRTXCLK_A {
        match self.bits {
            false => UCIRTXCLK_A::UCIRTXCLK_0,
            true => UCIRTXCLK_A::UCIRTXCLK_1,
        }
    }
    #[doc = "Checks if the value of the field is `UCIRTXCLK_0`"]
    #[inline(always)]
    pub fn is_ucirtxclk_0(&self) -> bool {
        *self == UCIRTXCLK_A::UCIRTXCLK_0
    }
    #[doc = "Checks if the value of the field is `UCIRTXCLK_1`"]
    #[inline(always)]
    pub fn is_ucirtxclk_1(&self) -> bool {
        *self == UCIRTXCLK_A::UCIRTXCLK_1
    }
}
#[doc = "Field `UCIRTXCLK` writer - IrDA transmit pulse clock select"]
pub type UCIRTXCLK_W<'a, const O: u8> = crate::BitWriter<'a, u16, UCAXIRCTL_SPEC, UCIRTXCLK_A, O>;
impl<'a, const O: u8> UCIRTXCLK_W<'a, O> {
    #[doc = "BRCLK"]
    #[inline(always)]
    pub fn ucirtxclk_0(self) -> &'a mut W {
        self.variant(UCIRTXCLK_A::UCIRTXCLK_0)
    }
    #[doc = "BITCLK16 when UCOS16 = 1. Otherwise, BRCLK."]
    #[inline(always)]
    pub fn ucirtxclk_1(self) -> &'a mut W {
        self.variant(UCIRTXCLK_A::UCIRTXCLK_1)
    }
}
#[doc = "Field `UCIRTXPL` reader - Transmit pulse length"]
pub type UCIRTXPL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `UCIRTXPL` writer - Transmit pulse length"]
pub type UCIRTXPL_W<'a, const O: u8> = crate::FieldWriter<'a, u16, UCAXIRCTL_SPEC, u8, u8, 6, O>;
#[doc = "IrDA receive filter enabled\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum UCIRRXFE_A {
    #[doc = "0: Receive filter disabled"]
    UCIRRXFE_0 = 0,
    #[doc = "1: Receive filter enabled"]
    UCIRRXFE_1 = 1,
}
impl From<UCIRRXFE_A> for bool {
    #[inline(always)]
    fn from(variant: UCIRRXFE_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `UCIRRXFE` reader - IrDA receive filter enabled"]
pub type UCIRRXFE_R = crate::BitReader<UCIRRXFE_A>;
impl UCIRRXFE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> UCIRRXFE_A {
        match self.bits {
            false => UCIRRXFE_A::UCIRRXFE_0,
            true => UCIRRXFE_A::UCIRRXFE_1,
        }
    }
    #[doc = "Checks if the value of the field is `UCIRRXFE_0`"]
    #[inline(always)]
    pub fn is_ucirrxfe_0(&self) -> bool {
        *self == UCIRRXFE_A::UCIRRXFE_0
    }
    #[doc = "Checks if the value of the field is `UCIRRXFE_1`"]
    #[inline(always)]
    pub fn is_ucirrxfe_1(&self) -> bool {
        *self == UCIRRXFE_A::UCIRRXFE_1
    }
}
#[doc = "Field `UCIRRXFE` writer - IrDA receive filter enabled"]
pub type UCIRRXFE_W<'a, const O: u8> = crate::BitWriter<'a, u16, UCAXIRCTL_SPEC, UCIRRXFE_A, O>;
impl<'a, const O: u8> UCIRRXFE_W<'a, O> {
    #[doc = "Receive filter disabled"]
    #[inline(always)]
    pub fn ucirrxfe_0(self) -> &'a mut W {
        self.variant(UCIRRXFE_A::UCIRRXFE_0)
    }
    #[doc = "Receive filter enabled"]
    #[inline(always)]
    pub fn ucirrxfe_1(self) -> &'a mut W {
        self.variant(UCIRRXFE_A::UCIRRXFE_1)
    }
}
#[doc = "IrDA receive input UCAxRXD polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum UCIRRXPL_A {
    #[doc = "0: IrDA transceiver delivers a high pulse when a light pulse is seen"]
    UCIRRXPL_0 = 0,
    #[doc = "1: IrDA transceiver delivers a low pulse when a light pulse is seen"]
    UCIRRXPL_1 = 1,
}
impl From<UCIRRXPL_A> for bool {
    #[inline(always)]
    fn from(variant: UCIRRXPL_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `UCIRRXPL` reader - IrDA receive input UCAxRXD polarity"]
pub type UCIRRXPL_R = crate::BitReader<UCIRRXPL_A>;
impl UCIRRXPL_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> UCIRRXPL_A {
        match self.bits {
            false => UCIRRXPL_A::UCIRRXPL_0,
            true => UCIRRXPL_A::UCIRRXPL_1,
        }
    }
    #[doc = "Checks if the value of the field is `UCIRRXPL_0`"]
    #[inline(always)]
    pub fn is_ucirrxpl_0(&self) -> bool {
        *self == UCIRRXPL_A::UCIRRXPL_0
    }
    #[doc = "Checks if the value of the field is `UCIRRXPL_1`"]
    #[inline(always)]
    pub fn is_ucirrxpl_1(&self) -> bool {
        *self == UCIRRXPL_A::UCIRRXPL_1
    }
}
#[doc = "Field `UCIRRXPL` writer - IrDA receive input UCAxRXD polarity"]
pub type UCIRRXPL_W<'a, const O: u8> = crate::BitWriter<'a, u16, UCAXIRCTL_SPEC, UCIRRXPL_A, O>;
impl<'a, const O: u8> UCIRRXPL_W<'a, O> {
    #[doc = "IrDA transceiver delivers a high pulse when a light pulse is seen"]
    #[inline(always)]
    pub fn ucirrxpl_0(self) -> &'a mut W {
        self.variant(UCIRRXPL_A::UCIRRXPL_0)
    }
    #[doc = "IrDA transceiver delivers a low pulse when a light pulse is seen"]
    #[inline(always)]
    pub fn ucirrxpl_1(self) -> &'a mut W {
        self.variant(UCIRRXPL_A::UCIRRXPL_1)
    }
}
#[doc = "Field `UCIRRXFL` reader - Receive filter length"]
pub type UCIRRXFL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `UCIRRXFL` writer - Receive filter length"]
pub type UCIRRXFL_W<'a, const O: u8> = crate::FieldWriter<'a, u16, UCAXIRCTL_SPEC, u8, u8, 4, O>;
impl R {
    #[doc = "Bit 0 - IrDA encoder/decoder enable"]
    #[inline(always)]
    pub fn uciren(&self) -> UCIREN_R {
        UCIREN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - IrDA transmit pulse clock select"]
    #[inline(always)]
    pub fn ucirtxclk(&self) -> UCIRTXCLK_R {
        UCIRTXCLK_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bits 2:7 - Transmit pulse length"]
    #[inline(always)]
    pub fn ucirtxpl(&self) -> UCIRTXPL_R {
        UCIRTXPL_R::new(((self.bits >> 2) & 0x3f) as u8)
    }
    #[doc = "Bit 8 - IrDA receive filter enabled"]
    #[inline(always)]
    pub fn ucirrxfe(&self) -> UCIRRXFE_R {
        UCIRRXFE_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - IrDA receive input UCAxRXD polarity"]
    #[inline(always)]
    pub fn ucirrxpl(&self) -> UCIRRXPL_R {
        UCIRRXPL_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bits 10:13 - Receive filter length"]
    #[inline(always)]
    pub fn ucirrxfl(&self) -> UCIRRXFL_R {
        UCIRRXFL_R::new(((self.bits >> 10) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bit 0 - IrDA encoder/decoder enable"]
    #[inline(always)]
    pub fn uciren(&mut self) -> UCIREN_W<0> {
        UCIREN_W::new(self)
    }
    #[doc = "Bit 1 - IrDA transmit pulse clock select"]
    #[inline(always)]
    pub fn ucirtxclk(&mut self) -> UCIRTXCLK_W<1> {
        UCIRTXCLK_W::new(self)
    }
    #[doc = "Bits 2:7 - Transmit pulse length"]
    #[inline(always)]
    pub fn ucirtxpl(&mut self) -> UCIRTXPL_W<2> {
        UCIRTXPL_W::new(self)
    }
    #[doc = "Bit 8 - IrDA receive filter enabled"]
    #[inline(always)]
    pub fn ucirrxfe(&mut self) -> UCIRRXFE_W<8> {
        UCIRRXFE_W::new(self)
    }
    #[doc = "Bit 9 - IrDA receive input UCAxRXD polarity"]
    #[inline(always)]
    pub fn ucirrxpl(&mut self) -> UCIRRXPL_W<9> {
        UCIRRXPL_W::new(self)
    }
    #[doc = "Bits 10:13 - Receive filter length"]
    #[inline(always)]
    pub fn ucirrxfl(&mut self) -> UCIRRXFL_W<10> {
        UCIRRXFL_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "eUSCI_Ax IrDA Control Word Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ucax_irctl](index.html) module"]
pub struct UCAXIRCTL_SPEC;
impl crate::RegisterSpec for UCAXIRCTL_SPEC {
    type Ux = u16;
}
#[doc = "`read()` method returns [ucax_irctl::R](R) reader structure"]
impl crate::Readable for UCAXIRCTL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ucax_irctl::W](W) writer structure"]
impl crate::Writable for UCAXIRCTL_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets UCAxIRCTL to value 0"]
impl crate::Resettable for UCAXIRCTL_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}