1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80

#[doc = "Register `DMA_SWREQ` writer"]
pub struct W(crate::W<DMA_SWREQ_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DMA_SWREQ_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DMA_SWREQ_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DMA_SWREQ_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Writing to a bit where a DMA channel is not implemented does not create a DMA request for that channel.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u32)]
pub enum CHNL_SW_REQ_AW {
    #[doc = "0: Does not create a DMA request for the channel"]
    CHNL_SW_REQ_0 = 0,
    #[doc = "1: Creates a DMA request for the channel"]
    CHNL_SW_REQ_1 = 1,
}
impl From<CHNL_SW_REQ_AW> for u32 {
    #[inline(always)]
    fn from(variant: CHNL_SW_REQ_AW) -> Self {
        variant as _
    }
}
#[doc = "Field `CHNL_SW_REQ` writer - Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Writing to a bit where a DMA channel is not implemented does not create a DMA request for that channel."]
pub type CHNL_SW_REQ_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DMA_SWREQ_SPEC, u32, CHNL_SW_REQ_AW, 32, O>;
impl<'a, const O: u8> CHNL_SW_REQ_W<'a, O> {
    #[doc = "Does not create a DMA request for the channel"]
    #[inline(always)]
    pub fn chnl_sw_req_0(self) -> &'a mut W {
        self.variant(CHNL_SW_REQ_AW::CHNL_SW_REQ_0)
    }
    #[doc = "Creates a DMA request for the channel"]
    #[inline(always)]
    pub fn chnl_sw_req_1(self) -> &'a mut W {
        self.variant(CHNL_SW_REQ_AW::CHNL_SW_REQ_1)
    }
}
impl W {
    #[doc = "Bits 0:31 - Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Writing to a bit where a DMA channel is not implemented does not create a DMA request for that channel."]
    #[inline(always)]
    pub fn chnl_sw_req(&mut self) -> CHNL_SW_REQ_W<0> {
        CHNL_SW_REQ_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Channel Software Request Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma_swreq](index.html) module"]
pub struct DMA_SWREQ_SPEC;
impl crate::RegisterSpec for DMA_SWREQ_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [dma_swreq::W](W) writer structure"]
impl crate::Writable for DMA_SWREQ_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DMA_SWREQ to value 0"]
impl crate::Resettable for DMA_SWREQ_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}