1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `DMA_ALTSET` reader"]
pub struct R(crate::R<DMA_ALTSET_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DMA_ALTSET_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DMA_ALTSET_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DMA_ALTSET_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DMA_ALTSET` writer"]
pub struct W(crate::W<DMA_ALTSET_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DMA_ALTSET_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DMA_ALTSET_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DMA_ALTSET_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Channel Primary-Alternate Set Register\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u32)]
pub enum SET_A {
    #[doc = "0: DMA channel C is using the primary data structure."]
    SET_0_READ = 0,
    #[doc = "1: DMA channel C is using the alternate data structure."]
    SET_1_READ = 1,
}
impl From<SET_A> for u32 {
    #[inline(always)]
    fn from(variant: SET_A) -> Self {
        variant as _
    }
}
#[doc = "Field `SET` reader - Channel Primary-Alternate Set Register"]
pub type SET_R = crate::FieldReader<u32, SET_A>;
impl SET_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<SET_A> {
        match self.bits {
            0 => Some(SET_A::SET_0_READ),
            1 => Some(SET_A::SET_1_READ),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `SET_0_READ`"]
    #[inline(always)]
    pub fn is_set_0_read(&self) -> bool {
        *self == SET_A::SET_0_READ
    }
    #[doc = "Checks if the value of the field is `SET_1_READ`"]
    #[inline(always)]
    pub fn is_set_1_read(&self) -> bool {
        *self == SET_A::SET_1_READ
    }
}
#[doc = "Channel Primary-Alternate Set Register\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u32)]
pub enum SET_AW {
    #[doc = "0: No effect. Use the DMA_ALTCLR Register to set bit \\[C\\]
to 0."]
    SEL_0_WRITE = 0,
    #[doc = "1: Selects the alternate data structure for channel C. Writing to a bit where a DMA channel is not implemented has no effect."]
    SEL_1_WRITE = 1,
}
impl From<SET_AW> for u32 {
    #[inline(always)]
    fn from(variant: SET_AW) -> Self {
        variant as _
    }
}
#[doc = "Field `SET` writer - Channel Primary-Alternate Set Register"]
pub type SET_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DMA_ALTSET_SPEC, u32, SET_AW, 32, O>;
impl<'a, const O: u8> SET_W<'a, O> {
    #[doc = "No effect. Use the DMA_ALTCLR Register to set bit \\[C\\]
to 0."]
    #[inline(always)]
    pub fn sel_0_write(self) -> &'a mut W {
        self.variant(SET_AW::SEL_0_WRITE)
    }
    #[doc = "Selects the alternate data structure for channel C. Writing to a bit where a DMA channel is not implemented has no effect."]
    #[inline(always)]
    pub fn sel_1_write(self) -> &'a mut W {
        self.variant(SET_AW::SEL_1_WRITE)
    }
}
impl R {
    #[doc = "Bits 0:31 - Channel Primary-Alternate Set Register"]
    #[inline(always)]
    pub fn set(&self) -> SET_R {
        SET_R::new(self.bits)
    }
}
impl W {
    #[doc = "Bits 0:31 - Channel Primary-Alternate Set Register"]
    #[inline(always)]
    pub fn set(&mut self) -> SET_W<0> {
        SET_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Channel Primary-Alternate Set Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma_altset](index.html) module"]
pub struct DMA_ALTSET_SPEC;
impl crate::RegisterSpec for DMA_ALTSET_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [dma_altset::R](R) reader structure"]
impl crate::Readable for DMA_ALTSET_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [dma_altset::W](W) writer structure"]
impl crate::Writable for DMA_ALTSET_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DMA_ALTSET to value 0"]
impl crate::Resettable for DMA_ALTSET_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}