This crate implements parsing SystemVerilog source files into an abstract syntax tree and resolving the encountered names.