1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
use core::convert::Infallible;
use embedded_hal::timer;
use nb;
use void::Void;
use crate::{
raw,
peripherals::{
syscon,
},
typestates::{
init_state,
ClocksSupportUtickToken,
},
};
crate::wrap_stateful_peripheral!(Utick, UTICK0);
pub type EnabledUtick = Utick<init_state::Enabled>;
impl<State> Utick<State> {
pub fn enabled(
mut self,
syscon: &mut syscon::Syscon,
_clocktree_token: &ClocksSupportUtickToken,
) -> EnabledUtick {
syscon.enable_clock(&mut self.raw);
syscon.reset(&mut self.raw);
Utick {
raw: self.raw,
_state: init_state::Enabled(()),
}
}
pub fn disabled(mut self, syscon: &mut syscon::Syscon) -> Utick<init_state::Disabled> {
syscon.disable_clock(&mut self.raw);
Utick {
raw: self.raw,
_state: init_state::Disabled,
}
}
}
impl timer::Cancel for EnabledUtick {
type Error = Infallible;
fn cancel(&mut self) -> Result<(), Self::Error> {
self.raw.ctrl.write(|w| unsafe { w.delayval().bits(0) });
Ok(())
}
}
impl timer::CountDown for EnabledUtick {
type Time = u32;
fn start<T>(&mut self, timeout: T)
where
T: Into<Self::Time>,
{
let time = timeout.into();
assert!(time >= 2);
self.raw
.ctrl
.write(|w| unsafe { w.delayval().bits(time - 1) });
while self.raw.stat.read().active().bit_is_clear() {}
}
fn wait(&mut self) -> nb::Result<(), Void> {
if self.raw.stat.read().active().bit_is_clear() {
return Ok(());
}
Err(nb::Error::WouldBlock)
}
}
impl EnabledUtick {
pub fn blocking_wait(&mut self) {
while self.raw.stat.read().active().bit_is_set() {}
}
}