1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244
#[doc = "Reader of register STATICCONFIG"] pub type R = crate::R<u32, super::STATICCONFIG>; #[doc = "Writer for register STATICCONFIG"] pub type W = crate::W<u32, super::STATICCONFIG>; #[doc = "Register STATICCONFIG `reset()`'s with value 0"] impl crate::ResetValue for super::STATICCONFIG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `MW`"] pub type MW_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MW`"] pub struct MW_W<'a> { w: &'a mut W, } impl<'a> MW_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03); self.w } } #[doc = "Reader of field `PM`"] pub type PM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PM`"] pub struct PM_W<'a> { w: &'a mut W, } impl<'a> PM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `PC`"] pub type PC_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PC`"] pub struct PC_W<'a> { w: &'a mut W, } impl<'a> PC_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `PB`"] pub type PB_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PB`"] pub struct PB_W<'a> { w: &'a mut W, } impl<'a> PB_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Reader of field `EW`"] pub type EW_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EW`"] pub struct EW_W<'a> { w: &'a mut W, } impl<'a> EW_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `B`"] pub type B_R = crate::R<bool, bool>; #[doc = "Write proxy for field `B`"] pub struct B_W<'a> { w: &'a mut W, } impl<'a> B_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "Reader of field `P`"] pub type P_R = crate::R<bool, bool>; #[doc = "Write proxy for field `P`"] pub struct P_W<'a> { w: &'a mut W, } impl<'a> P_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } impl R { #[doc = "Bits 0:1 - Memory width."] #[inline(always)] pub fn mw(&self) -> MW_R { MW_R::new((self.bits & 0x03) as u8) } #[doc = "Bit 3 - Page mode."] #[inline(always)] pub fn pm(&self) -> PM_R { PM_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 6 - Chip select polarity."] #[inline(always)] pub fn pc(&self) -> PC_R { PC_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 7 - Byte lane state."] #[inline(always)] pub fn pb(&self) -> PB_R { PB_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 8 - Extended wait (EW) uses the EMCStaticExtendedWait register to time both the read and write transfers rather than the EMCStaticWaitRd and EMCStaticWaitWr registers."] #[inline(always)] pub fn ew(&self) -> EW_R { EW_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 19 - Buffer enable \\[2\\]."] #[inline(always)] pub fn b(&self) -> B_R { B_R::new(((self.bits >> 19) & 0x01) != 0) } #[doc = "Bit 20 - Write protect."] #[inline(always)] pub fn p(&self) -> P_R { P_R::new(((self.bits >> 20) & 0x01) != 0) } } impl W { #[doc = "Bits 0:1 - Memory width."] #[inline(always)] pub fn mw(&mut self) -> MW_W { MW_W { w: self } } #[doc = "Bit 3 - Page mode."] #[inline(always)] pub fn pm(&mut self) -> PM_W { PM_W { w: self } } #[doc = "Bit 6 - Chip select polarity."] #[inline(always)] pub fn pc(&mut self) -> PC_W { PC_W { w: self } } #[doc = "Bit 7 - Byte lane state."] #[inline(always)] pub fn pb(&mut self) -> PB_W { PB_W { w: self } } #[doc = "Bit 8 - Extended wait (EW) uses the EMCStaticExtendedWait register to time both the read and write transfers rather than the EMCStaticWaitRd and EMCStaticWaitWr registers."] #[inline(always)] pub fn ew(&mut self) -> EW_W { EW_W { w: self } } #[doc = "Bit 19 - Buffer enable \\[2\\]."] #[inline(always)] pub fn b(&mut self) -> B_W { B_W { w: self } } #[doc = "Bit 20 - Write protect."] #[inline(always)] pub fn p(&mut self) -> P_W { P_W { w: self } } }