[−][src]Type Definition lpc54606_pac::spi0::div::W
type W = W<u32, DIV>;
Writer for register DIV
Methods
impl W
[src]
pub fn divval(&mut self) -> DIVVAL_W
[src]
Bits 0:15 - Rate divider value. Specifies how the Flexcomm clock (FCLK) is divided to produce the SPI clock rate in master mode. DIVVAL is -1 encoded such that the value 0 results in FCLK/1, the value 1 results in FCLK/2, up to the maximum possible divide value of 0xFFFF, which results in FCLK/65536.