1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448
#[doc = "Reader of register DMA_CHx_STAT"] pub type R = crate::R<u32, super::DMA_CHX_STAT>; #[doc = "Writer for register DMA_CHx_STAT"] pub type W = crate::W<u32, super::DMA_CHX_STAT>; #[doc = "Register DMA_CHx_STAT `reset()`'s with value 0"] impl crate::ResetValue for super::DMA_CHX_STAT { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `TI`"] pub type TI_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TI`"] pub struct TI_W<'a> { w: &'a mut W, } impl<'a> TI_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `TPS`"] pub type TPS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TPS`"] pub struct TPS_W<'a> { w: &'a mut W, } impl<'a> TPS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `TBU`"] pub type TBU_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TBU`"] pub struct TBU_W<'a> { w: &'a mut W, } impl<'a> TBU_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `RI`"] pub type RI_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RI`"] pub struct RI_W<'a> { w: &'a mut W, } impl<'a> RI_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `RBU`"] pub type RBU_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RBU`"] pub struct RBU_W<'a> { w: &'a mut W, } impl<'a> RBU_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Reader of field `RPS`"] pub type RPS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RPS`"] pub struct RPS_W<'a> { w: &'a mut W, } impl<'a> RPS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `RWT`"] pub type RWT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RWT`"] pub struct RWT_W<'a> { w: &'a mut W, } impl<'a> RWT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `ETI`"] pub type ETI_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ETI`"] pub struct ETI_W<'a> { w: &'a mut W, } impl<'a> ETI_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `ERI`"] pub type ERI_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ERI`"] pub struct ERI_W<'a> { w: &'a mut W, } impl<'a> ERI_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "Reader of field `FBE`"] pub type FBE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FBE`"] pub struct FBE_W<'a> { w: &'a mut W, } impl<'a> FBE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `AIS`"] pub type AIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `AIS`"] pub struct AIS_W<'a> { w: &'a mut W, } impl<'a> AIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Reader of field `NIS`"] pub type NIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `NIS`"] pub struct NIS_W<'a> { w: &'a mut W, } impl<'a> NIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "Reader of field `EB`"] pub type EB_R = crate::R<u8, u8>; #[doc = "Write proxy for field `EB`"] pub struct EB_W<'a> { w: &'a mut W, } impl<'a> EB_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 16)) | (((value as u32) & 0x07) << 16); self.w } } impl R { #[doc = "Bit 0 - Transmit Interrupt This bit indicates that the packet transmission is complete."] #[inline(always)] pub fn ti(&self) -> TI_R { TI_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Transmit Process Stopped This bit is set when the transmission is stopped."] #[inline(always)] pub fn tps(&self) -> TPS_R { TPS_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the transmit list, and the DMA cannot acquire it."] #[inline(always)] pub fn tbu(&self) -> TBU_R { TBU_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 6 - Receive Interrupt This bit indicates that the packet reception is complete."] #[inline(always)] pub fn ri(&self) -> RI_R { RI_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 7 - Receive Buffer Unavailable This bit indicates that the application owns the next in the receive list, and the DMA cannot acquire it."] #[inline(always)] pub fn rbu(&self) -> RBU_R { RBU_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 8 - Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state."] #[inline(always)] pub fn rps(&self) -> RPS_R { RPS_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Receive Watchdog time out This bit is asserted when a packet with length greater than 2,048 bytes (10,240 bytes when Jumbo Packet mode is enabled) is received."] #[inline(always)] pub fn rwt(&self) -> RWT_R { RWT_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - Early Transmit Interrupt This bit indicates that the packet to be transmitted is fully transferred to the MTL Tx FIFO."] #[inline(always)] pub fn eti(&self) -> ETI_R { ETI_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 11 - Early Receive Interrupt This bit indicates that the DMA filled the first data buffer of the packet."] #[inline(always)] pub fn eri(&self) -> ERI_R { ERI_R::new(((self.bits >> 11) & 0x01) != 0) } #[doc = "Bit 12 - Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field)."] #[inline(always)] pub fn fbe(&self) -> FBE_R { FBE_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 14 - Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the DMA Channel Interrupt Enable register Table 778: Bit 1: Transmit Process Stopped Bit 7: Receive Buffer Unavailable Bit 8: Receive Process Stopped Bit 10: Ear1y Transmit Interrupt Bit 12: Fatal Bus Error Only unmasked bits affect the Abnormal Interrupt Summary bit."] #[inline(always)] pub fn ais(&self) -> AIS_R { AIS_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 15 - Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the DMA Channel Interrupt Enable register Table 778: Bit 0: Transmit Interrupt Bit 2: Transmit Buffer Unavailable Bit 6: Receive Interrupt Bit 11: Early Receive Interrupt Only unmasked bits (interrupts for which interrupt enable is set in DMA Channel Interrupt Enable register Table 778) affect the Normal Interrupt Summary bit."] #[inline(always)] pub fn nis(&self) -> NIS_R { NIS_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bits 16:18 - DMA Error Bits This field indicates the type of error that caused a Bus Error."] #[inline(always)] pub fn eb(&self) -> EB_R { EB_R::new(((self.bits >> 16) & 0x07) as u8) } } impl W { #[doc = "Bit 0 - Transmit Interrupt This bit indicates that the packet transmission is complete."] #[inline(always)] pub fn ti(&mut self) -> TI_W { TI_W { w: self } } #[doc = "Bit 1 - Transmit Process Stopped This bit is set when the transmission is stopped."] #[inline(always)] pub fn tps(&mut self) -> TPS_W { TPS_W { w: self } } #[doc = "Bit 2 - Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the transmit list, and the DMA cannot acquire it."] #[inline(always)] pub fn tbu(&mut self) -> TBU_W { TBU_W { w: self } } #[doc = "Bit 6 - Receive Interrupt This bit indicates that the packet reception is complete."] #[inline(always)] pub fn ri(&mut self) -> RI_W { RI_W { w: self } } #[doc = "Bit 7 - Receive Buffer Unavailable This bit indicates that the application owns the next in the receive list, and the DMA cannot acquire it."] #[inline(always)] pub fn rbu(&mut self) -> RBU_W { RBU_W { w: self } } #[doc = "Bit 8 - Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state."] #[inline(always)] pub fn rps(&mut self) -> RPS_W { RPS_W { w: self } } #[doc = "Bit 9 - Receive Watchdog time out This bit is asserted when a packet with length greater than 2,048 bytes (10,240 bytes when Jumbo Packet mode is enabled) is received."] #[inline(always)] pub fn rwt(&mut self) -> RWT_W { RWT_W { w: self } } #[doc = "Bit 10 - Early Transmit Interrupt This bit indicates that the packet to be transmitted is fully transferred to the MTL Tx FIFO."] #[inline(always)] pub fn eti(&mut self) -> ETI_W { ETI_W { w: self } } #[doc = "Bit 11 - Early Receive Interrupt This bit indicates that the DMA filled the first data buffer of the packet."] #[inline(always)] pub fn eri(&mut self) -> ERI_W { ERI_W { w: self } } #[doc = "Bit 12 - Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field)."] #[inline(always)] pub fn fbe(&mut self) -> FBE_W { FBE_W { w: self } } #[doc = "Bit 14 - Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the DMA Channel Interrupt Enable register Table 778: Bit 1: Transmit Process Stopped Bit 7: Receive Buffer Unavailable Bit 8: Receive Process Stopped Bit 10: Ear1y Transmit Interrupt Bit 12: Fatal Bus Error Only unmasked bits affect the Abnormal Interrupt Summary bit."] #[inline(always)] pub fn ais(&mut self) -> AIS_W { AIS_W { w: self } } #[doc = "Bit 15 - Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the DMA Channel Interrupt Enable register Table 778: Bit 0: Transmit Interrupt Bit 2: Transmit Buffer Unavailable Bit 6: Receive Interrupt Bit 11: Early Receive Interrupt Only unmasked bits (interrupts for which interrupt enable is set in DMA Channel Interrupt Enable register Table 778) affect the Normal Interrupt Summary bit."] #[inline(always)] pub fn nis(&mut self) -> NIS_W { NIS_W { w: self } } #[doc = "Bits 16:18 - DMA Error Bits This field indicates the type of error that caused a Bus Error."] #[inline(always)] pub fn eb(&mut self) -> EB_W { EB_W { w: self } } }