1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220
#[doc = "Reader of register PDRUNCFG1"] pub type R = crate::R<u32, super::PDRUNCFG1>; #[doc = "Writer for register PDRUNCFG1"] pub type W = crate::W<u32, super::PDRUNCFG1>; #[doc = "Register PDRUNCFG1 `reset()`'s with value 0x14f8_1f40"] impl crate::ResetValue for super::PDRUNCFG1 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x14f8_1f40 } } #[doc = "Reader of field `PDEN_USB1_PHY`"] pub type PDEN_USB1_PHY_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PDEN_USB1_PHY`"] pub struct PDEN_USB1_PHY_W<'a> { w: &'a mut W, } impl<'a> PDEN_USB1_PHY_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `PDEN_USB1_PLL`"] pub type PDEN_USB1_PLL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PDEN_USB1_PLL`"] pub struct PDEN_USB1_PLL_W<'a> { w: &'a mut W, } impl<'a> PDEN_USB1_PLL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `PDEN_AUD_PLL`"] pub type PDEN_AUD_PLL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PDEN_AUD_PLL`"] pub struct PDEN_AUD_PLL_W<'a> { w: &'a mut W, } impl<'a> PDEN_AUD_PLL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `PDEN_SYSOSC`"] pub type PDEN_SYSOSC_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PDEN_SYSOSC`"] pub struct PDEN_SYSOSC_W<'a> { w: &'a mut W, } impl<'a> PDEN_SYSOSC_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `PDEN_EEPROM`"] pub type PDEN_EEPROM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PDEN_EEPROM`"] pub struct PDEN_EEPROM_W<'a> { w: &'a mut W, } impl<'a> PDEN_EEPROM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `PDEN_RNG`"] pub type PDEN_RNG_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PDEN_RNG`"] pub struct PDEN_RNG_W<'a> { w: &'a mut W, } impl<'a> PDEN_RNG_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } impl R { #[doc = "Bit 0 - USB1 high speed PHY (also, enable/disable bit 28 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_usb1_phy(&self) -> PDEN_USB1_PHY_R { PDEN_USB1_PHY_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - USB PLL (PLL1) power (also, enable/disable bit 26 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_usb1_pll(&self) -> PDEN_USB1_PLL_R { PDEN_USB1_PLL_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Audio PLL (PLL2) power and fractional divider (also, enable/disable bit 26 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_aud_pll(&self) -> PDEN_AUD_PLL_R { PDEN_AUD_PLL_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - System Oscillator Power (also, enable/disable bit 9 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_sysosc(&self) -> PDEN_SYSOSC_R { PDEN_SYSOSC_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 5 - EEPROM power (also, enable/disable bit 29 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_eeprom(&self) -> PDEN_EEPROM_R { PDEN_EEPROM_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 7 - Random Number Generator Power."] #[inline(always)] pub fn pden_rng(&self) -> PDEN_RNG_R { PDEN_RNG_R::new(((self.bits >> 7) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - USB1 high speed PHY (also, enable/disable bit 28 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_usb1_phy(&mut self) -> PDEN_USB1_PHY_W { PDEN_USB1_PHY_W { w: self } } #[doc = "Bit 1 - USB PLL (PLL1) power (also, enable/disable bit 26 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_usb1_pll(&mut self) -> PDEN_USB1_PLL_W { PDEN_USB1_PLL_W { w: self } } #[doc = "Bit 2 - Audio PLL (PLL2) power and fractional divider (also, enable/disable bit 26 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_aud_pll(&mut self) -> PDEN_AUD_PLL_W { PDEN_AUD_PLL_W { w: self } } #[doc = "Bit 3 - System Oscillator Power (also, enable/disable bit 9 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_sysosc(&mut self) -> PDEN_SYSOSC_W { PDEN_SYSOSC_W { w: self } } #[doc = "Bit 5 - EEPROM power (also, enable/disable bit 29 in PDRUNCFG0 register)."] #[inline(always)] pub fn pden_eeprom(&mut self) -> PDEN_EEPROM_W { PDEN_EEPROM_W { w: self } } #[doc = "Bit 7 - Random Number Generator Power."] #[inline(always)] pub fn pden_rng(&mut self) -> PDEN_RNG_W { PDEN_RNG_W { w: self } } }