1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

/*
 * Copyright (c) 2020-2021 Thomas Kramer.
 *
 * This file is part of LibrEDA 
 * (see https://codeberg.org/libreda).
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Affero General Public License as
 * published by the Free Software Foundation, either version 3 of the
 * License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Affero General Public License for more details.
 *
 * You should have received a copy of the GNU Affero General Public License
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
 */
//! This crate is a database for VLSI physical design. The core components are data structures for efficient
//! representation of geometries and circuit netlists for chip layouts.
//!
//! # Core parts
//!
//! * Two dimensional geometrical primitives (implemented by the [`iron_shapes`] crate)
//! * [`Netlist`]s
//! * [`Layout`]
//!
//! [`iron_shapes`]: iron_shapes
//! [`Netlist`]: netlist
//! [`RcNetlist`]: netlist::rc_netlist::rc_netlist::RcNetlist
//! [`Layout`]: layout

#![deny(missing_docs)]

/// Re-exports: Crate for geometric primitives (points, polygons, ...).
pub use iron_shapes;

// Public modules.
pub mod prelude;
pub mod netlist;
pub mod layout;
pub mod index;
pub mod rc_string;
pub mod property_storage;

// Private modules.
// mod refset; // Not currently used.
// mod ref_wrapper; // Not currently used.