1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::TCR {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `TCR`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum TCRR {
    #[doc = "Time Prescaler Register overflows every 32896 clock cycles."]
    _10000000,
    #[doc = "Time Prescaler Register overflows every 32769 clock cycles."]
    _11111111,
    #[doc = "Time Prescaler Register overflows every 32768 clock cycles."]
    _0,
    #[doc = "Time Prescaler Register overflows every 32767 clock cycles."]
    _1,
    #[doc = "Time Prescaler Register overflows every 32641 clock cycles."]
    _1111111,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl TCRR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            TCRR::_10000000 => 128,
            TCRR::_11111111 => 255,
            TCRR::_0 => 0,
            TCRR::_1 => 1,
            TCRR::_1111111 => 127,
            TCRR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> TCRR {
        match value {
            128 => TCRR::_10000000,
            255 => TCRR::_11111111,
            0 => TCRR::_0,
            1 => TCRR::_1,
            127 => TCRR::_1111111,
            i => TCRR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `_10000000`"]
    #[inline]
    pub fn is_10000000(&self) -> bool {
        *self == TCRR::_10000000
    }
    #[doc = "Checks if the value of the field is `_11111111`"]
    #[inline]
    pub fn is_11111111(&self) -> bool {
        *self == TCRR::_11111111
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline]
    pub fn is_0(&self) -> bool {
        *self == TCRR::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline]
    pub fn is_1(&self) -> bool {
        *self == TCRR::_1
    }
    #[doc = "Checks if the value of the field is `_1111111`"]
    #[inline]
    pub fn is_1111111(&self) -> bool {
        *self == TCRR::_1111111
    }
}
#[doc = r" Value of the field"]
pub struct CIRR {
    bits: u8,
}
impl CIRR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct TCVR {
    bits: u8,
}
impl TCVR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct CICR {
    bits: u8,
}
impl CICR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = "Values that can be written to the field `TCR`"]
pub enum TCRW {
    #[doc = "Time Prescaler Register overflows every 32896 clock cycles."]
    _10000000,
    #[doc = "Time Prescaler Register overflows every 32769 clock cycles."]
    _11111111,
    #[doc = "Time Prescaler Register overflows every 32768 clock cycles."]
    _0,
    #[doc = "Time Prescaler Register overflows every 32767 clock cycles."]
    _1,
    #[doc = "Time Prescaler Register overflows every 32641 clock cycles."]
    _1111111,
}
impl TCRW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            TCRW::_10000000 => 128,
            TCRW::_11111111 => 255,
            TCRW::_0 => 0,
            TCRW::_1 => 1,
            TCRW::_1111111 => 127,
        }
    }
}
#[doc = r" Proxy"]
pub struct _TCRW<'a> {
    w: &'a mut W,
}
impl<'a> _TCRW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: TCRW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "Time Prescaler Register overflows every 32896 clock cycles."]
    #[inline]
    pub fn _10000000(self) -> &'a mut W {
        self.variant(TCRW::_10000000)
    }
    #[doc = "Time Prescaler Register overflows every 32769 clock cycles."]
    #[inline]
    pub fn _11111111(self) -> &'a mut W {
        self.variant(TCRW::_11111111)
    }
    #[doc = "Time Prescaler Register overflows every 32768 clock cycles."]
    #[inline]
    pub fn _0(self) -> &'a mut W {
        self.variant(TCRW::_0)
    }
    #[doc = "Time Prescaler Register overflows every 32767 clock cycles."]
    #[inline]
    pub fn _1(self) -> &'a mut W {
        self.variant(TCRW::_1)
    }
    #[doc = "Time Prescaler Register overflows every 32641 clock cycles."]
    #[inline]
    pub fn _1111111(self) -> &'a mut W {
        self.variant(TCRW::_1111111)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 255;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _CIRW<'a> {
    w: &'a mut W,
}
impl<'a> _CIRW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 255;
        const OFFSET: u8 = 8;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:7 - Time Compensation Register"]
    #[inline]
    pub fn tcr(&self) -> TCRR {
        TCRR::_from({
            const MASK: u8 = 255;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bits 8:15 - Compensation Interval Register"]
    #[inline]
    pub fn cir(&self) -> CIRR {
        let bits = {
            const MASK: u8 = 255;
            const OFFSET: u8 = 8;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        CIRR { bits }
    }
    #[doc = "Bits 16:23 - Time Compensation Value"]
    #[inline]
    pub fn tcv(&self) -> TCVR {
        let bits = {
            const MASK: u8 = 255;
            const OFFSET: u8 = 16;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        TCVR { bits }
    }
    #[doc = "Bits 24:31 - Compensation Interval Counter"]
    #[inline]
    pub fn cic(&self) -> CICR {
        let bits = {
            const MASK: u8 = 255;
            const OFFSET: u8 = 24;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        CICR { bits }
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:7 - Time Compensation Register"]
    #[inline]
    pub fn tcr(&mut self) -> _TCRW {
        _TCRW { w: self }
    }
    #[doc = "Bits 8:15 - Compensation Interval Register"]
    #[inline]
    pub fn cir(&mut self) -> _CIRW {
        _CIRW { w: self }
    }
}