1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268
#[doc = "Reader of register MCTRL"] pub type R = crate::R<u16, super::MCTRL>; #[doc = "Writer for register MCTRL"] pub type W = crate::W<u16, super::MCTRL>; #[doc = "Register MCTRL `reset()`'s with value 0"] impl crate::ResetValue for super::MCTRL { type Type = u16; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Load Okay\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum LDOK_A { #[doc = "0: Do not load new values."] LDOK_0 = 0, #[doc = "1: Load prescaler, modulus, and PWM values of the corresponding submodule."] LDOK_1 = 1, } impl From<LDOK_A> for u8 { #[inline(always)] fn from(variant: LDOK_A) -> Self { variant as _ } } #[doc = "Reader of field `LDOK`"] pub type LDOK_R = crate::R<u8, LDOK_A>; impl LDOK_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, LDOK_A> { use crate::Variant::*; match self.bits { 0 => Val(LDOK_A::LDOK_0), 1 => Val(LDOK_A::LDOK_1), i => Res(i), } } #[doc = "Checks if the value of the field is `LDOK_0`"] #[inline(always)] pub fn is_ldok_0(&self) -> bool { *self == LDOK_A::LDOK_0 } #[doc = "Checks if the value of the field is `LDOK_1`"] #[inline(always)] pub fn is_ldok_1(&self) -> bool { *self == LDOK_A::LDOK_1 } } #[doc = "Write proxy for field `LDOK`"] pub struct LDOK_W<'a> { w: &'a mut W, } impl<'a> LDOK_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: LDOK_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Do not load new values."] #[inline(always)] pub fn ldok_0(self) -> &'a mut W { self.variant(LDOK_A::LDOK_0) } #[doc = "Load prescaler, modulus, and PWM values of the corresponding submodule."] #[inline(always)] pub fn ldok_1(self) -> &'a mut W { self.variant(LDOK_A::LDOK_1) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u16) & 0x0f); self.w } } #[doc = "Reader of field `CLDOK`"] pub type CLDOK_R = crate::R<u8, u8>; #[doc = "Write proxy for field `CLDOK`"] pub struct CLDOK_W<'a> { w: &'a mut W, } impl<'a> CLDOK_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 4)) | (((value as u16) & 0x0f) << 4); self.w } } #[doc = "Run\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum RUN_A { #[doc = "0: PWM generator is disabled in the corresponding submodule."] RUN_0 = 0, #[doc = "1: PWM generator is enabled in the corresponding submodule."] RUN_1 = 1, } impl From<RUN_A> for u8 { #[inline(always)] fn from(variant: RUN_A) -> Self { variant as _ } } #[doc = "Reader of field `RUN`"] pub type RUN_R = crate::R<u8, RUN_A>; impl RUN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, RUN_A> { use crate::Variant::*; match self.bits { 0 => Val(RUN_A::RUN_0), 1 => Val(RUN_A::RUN_1), i => Res(i), } } #[doc = "Checks if the value of the field is `RUN_0`"] #[inline(always)] pub fn is_run_0(&self) -> bool { *self == RUN_A::RUN_0 } #[doc = "Checks if the value of the field is `RUN_1`"] #[inline(always)] pub fn is_run_1(&self) -> bool { *self == RUN_A::RUN_1 } } #[doc = "Write proxy for field `RUN`"] pub struct RUN_W<'a> { w: &'a mut W, } impl<'a> RUN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: RUN_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "PWM generator is disabled in the corresponding submodule."] #[inline(always)] pub fn run_0(self) -> &'a mut W { self.variant(RUN_A::RUN_0) } #[doc = "PWM generator is enabled in the corresponding submodule."] #[inline(always)] pub fn run_1(self) -> &'a mut W { self.variant(RUN_A::RUN_1) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 8)) | (((value as u16) & 0x0f) << 8); self.w } } #[doc = "Current Polarity\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum IPOL_A { #[doc = "0: PWM23 is used to generate complementary PWM pair in the corresponding submodule."] IPOL_0 = 0, #[doc = "1: PWM45 is used to generate complementary PWM pair in the corresponding submodule."] IPOL_1 = 1, } impl From<IPOL_A> for u8 { #[inline(always)] fn from(variant: IPOL_A) -> Self { variant as _ } } #[doc = "Reader of field `IPOL`"] pub type IPOL_R = crate::R<u8, IPOL_A>; impl IPOL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, IPOL_A> { use crate::Variant::*; match self.bits { 0 => Val(IPOL_A::IPOL_0), 1 => Val(IPOL_A::IPOL_1), i => Res(i), } } #[doc = "Checks if the value of the field is `IPOL_0`"] #[inline(always)] pub fn is_ipol_0(&self) -> bool { *self == IPOL_A::IPOL_0 } #[doc = "Checks if the value of the field is `IPOL_1`"] #[inline(always)] pub fn is_ipol_1(&self) -> bool { *self == IPOL_A::IPOL_1 } } #[doc = "Write proxy for field `IPOL`"] pub struct IPOL_W<'a> { w: &'a mut W, } impl<'a> IPOL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: IPOL_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "PWM23 is used to generate complementary PWM pair in the corresponding submodule."] #[inline(always)] pub fn ipol_0(self) -> &'a mut W { self.variant(IPOL_A::IPOL_0) } #[doc = "PWM45 is used to generate complementary PWM pair in the corresponding submodule."] #[inline(always)] pub fn ipol_1(self) -> &'a mut W { self.variant(IPOL_A::IPOL_1) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 12)) | (((value as u16) & 0x0f) << 12); self.w } } impl R { #[doc = "Bits 0:3 - Load Okay"] #[inline(always)] pub fn ldok(&self) -> LDOK_R { LDOK_R::new((self.bits & 0x0f) as u8) } #[doc = "Bits 4:7 - Clear Load Okay"] #[inline(always)] pub fn cldok(&self) -> CLDOK_R { CLDOK_R::new(((self.bits >> 4) & 0x0f) as u8) } #[doc = "Bits 8:11 - Run"] #[inline(always)] pub fn run(&self) -> RUN_R { RUN_R::new(((self.bits >> 8) & 0x0f) as u8) } #[doc = "Bits 12:15 - Current Polarity"] #[inline(always)] pub fn ipol(&self) -> IPOL_R { IPOL_R::new(((self.bits >> 12) & 0x0f) as u8) } } impl W { #[doc = "Bits 0:3 - Load Okay"] #[inline(always)] pub fn ldok(&mut self) -> LDOK_W { LDOK_W { w: self } } #[doc = "Bits 4:7 - Clear Load Okay"] #[inline(always)] pub fn cldok(&mut self) -> CLDOK_W { CLDOK_W { w: self } } #[doc = "Bits 8:11 - Run"] #[inline(always)] pub fn run(&mut self) -> RUN_W { RUN_W { w: self } } #[doc = "Bits 12:15 - Current Polarity"] #[inline(always)] pub fn ipol(&mut self) -> IPOL_W { IPOL_W { w: self } } }