1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330

#[doc = "Reader of register REG_3P0_SET"]
pub type R = crate::R<u32, super::REG_3P0_SET>;
#[doc = "Writer for register REG_3P0_SET"]
pub type W = crate::W<u32, super::REG_3P0_SET>;
#[doc = "Register REG_3P0_SET `reset()`'s with value 0x0f74"]
impl crate::ResetValue for super::REG_3P0_SET {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0x0f74
    }
}
#[doc = "Reader of field `ENABLE_LINREG`"]
pub type ENABLE_LINREG_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `ENABLE_LINREG`"]
pub struct ENABLE_LINREG_W<'a> {
    w: &'a mut W,
}
impl<'a> ENABLE_LINREG_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
#[doc = "Reader of field `ENABLE_BO`"]
pub type ENABLE_BO_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `ENABLE_BO`"]
pub struct ENABLE_BO_W<'a> {
    w: &'a mut W,
}
impl<'a> ENABLE_BO_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1);
        self.w
    }
}
#[doc = "Reader of field `ENABLE_ILIMIT`"]
pub type ENABLE_ILIMIT_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `ENABLE_ILIMIT`"]
pub struct ENABLE_ILIMIT_W<'a> {
    w: &'a mut W,
}
impl<'a> ENABLE_ILIMIT_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
#[doc = "Reader of field `BO_OFFSET`"]
pub type BO_OFFSET_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `BO_OFFSET`"]
pub struct BO_OFFSET_W<'a> {
    w: &'a mut W,
}
impl<'a> BO_OFFSET_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x07 << 4)) | (((value as u32) & 0x07) << 4);
        self.w
    }
}
#[doc = "Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum VBUS_SEL_A {
    #[doc = "0: Utilize VBUS OTG2 power"]
    USB_OTG2_VBUS = 0,
    #[doc = "1: Utilize VBUS OTG1 power"]
    USB_OTG1_VBUS = 1,
}
impl From<VBUS_SEL_A> for bool {
    #[inline(always)]
    fn from(variant: VBUS_SEL_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `VBUS_SEL`"]
pub type VBUS_SEL_R = crate::R<bool, VBUS_SEL_A>;
impl VBUS_SEL_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> VBUS_SEL_A {
        match self.bits {
            false => VBUS_SEL_A::USB_OTG2_VBUS,
            true => VBUS_SEL_A::USB_OTG1_VBUS,
        }
    }
    #[doc = "Checks if the value of the field is `USB_OTG2_VBUS`"]
    #[inline(always)]
    pub fn is_usb_otg2_vbus(&self) -> bool {
        *self == VBUS_SEL_A::USB_OTG2_VBUS
    }
    #[doc = "Checks if the value of the field is `USB_OTG1_VBUS`"]
    #[inline(always)]
    pub fn is_usb_otg1_vbus(&self) -> bool {
        *self == VBUS_SEL_A::USB_OTG1_VBUS
    }
}
#[doc = "Write proxy for field `VBUS_SEL`"]
pub struct VBUS_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> VBUS_SEL_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: VBUS_SEL_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "Utilize VBUS OTG2 power"]
    #[inline(always)]
    pub fn usb_otg2_vbus(self) -> &'a mut W {
        self.variant(VBUS_SEL_A::USB_OTG2_VBUS)
    }
    #[doc = "Utilize VBUS OTG1 power"]
    #[inline(always)]
    pub fn usb_otg1_vbus(self) -> &'a mut W {
        self.variant(VBUS_SEL_A::USB_OTG1_VBUS)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7);
        self.w
    }
}
#[doc = "Control bits to adjust the regulator output voltage\n\nValue on reset: 15"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum OUTPUT_TRG_A {
    #[doc = "0: 2.625V"]
    OUTPUT_TRG_0 = 0,
    #[doc = "15: 3.000V"]
    OUTPUT_TRG_15 = 15,
    #[doc = "31: 3.400V"]
    OUTPUT_TRG_31 = 31,
}
impl From<OUTPUT_TRG_A> for u8 {
    #[inline(always)]
    fn from(variant: OUTPUT_TRG_A) -> Self {
        variant as _
    }
}
#[doc = "Reader of field `OUTPUT_TRG`"]
pub type OUTPUT_TRG_R = crate::R<u8, OUTPUT_TRG_A>;
impl OUTPUT_TRG_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> crate::Variant<u8, OUTPUT_TRG_A> {
        use crate::Variant::*;
        match self.bits {
            0 => Val(OUTPUT_TRG_A::OUTPUT_TRG_0),
            15 => Val(OUTPUT_TRG_A::OUTPUT_TRG_15),
            31 => Val(OUTPUT_TRG_A::OUTPUT_TRG_31),
            i => Res(i),
        }
    }
    #[doc = "Checks if the value of the field is `OUTPUT_TRG_0`"]
    #[inline(always)]
    pub fn is_output_trg_0(&self) -> bool {
        *self == OUTPUT_TRG_A::OUTPUT_TRG_0
    }
    #[doc = "Checks if the value of the field is `OUTPUT_TRG_15`"]
    #[inline(always)]
    pub fn is_output_trg_15(&self) -> bool {
        *self == OUTPUT_TRG_A::OUTPUT_TRG_15
    }
    #[doc = "Checks if the value of the field is `OUTPUT_TRG_31`"]
    #[inline(always)]
    pub fn is_output_trg_31(&self) -> bool {
        *self == OUTPUT_TRG_A::OUTPUT_TRG_31
    }
}
#[doc = "Write proxy for field `OUTPUT_TRG`"]
pub struct OUTPUT_TRG_W<'a> {
    w: &'a mut W,
}
impl<'a> OUTPUT_TRG_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: OUTPUT_TRG_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "2.625V"]
    #[inline(always)]
    pub fn output_trg_0(self) -> &'a mut W {
        self.variant(OUTPUT_TRG_A::OUTPUT_TRG_0)
    }
    #[doc = "3.000V"]
    #[inline(always)]
    pub fn output_trg_15(self) -> &'a mut W {
        self.variant(OUTPUT_TRG_A::OUTPUT_TRG_15)
    }
    #[doc = "3.400V"]
    #[inline(always)]
    pub fn output_trg_31(self) -> &'a mut W {
        self.variant(OUTPUT_TRG_A::OUTPUT_TRG_31)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x1f << 8)) | (((value as u32) & 0x1f) << 8);
        self.w
    }
}
#[doc = "Reader of field `BO_VDD3P0`"]
pub type BO_VDD3P0_R = crate::R<bool, bool>;
#[doc = "Reader of field `OK_VDD3P0`"]
pub type OK_VDD3P0_R = crate::R<bool, bool>;
impl R {
    #[doc = "Bit 0 - Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference"]
    #[inline(always)]
    pub fn enable_linreg(&self) -> ENABLE_LINREG_R {
        ENABLE_LINREG_R::new((self.bits & 0x01) != 0)
    }
    #[doc = "Bit 1 - Control bit to enable the brownout circuitry in the regulator."]
    #[inline(always)]
    pub fn enable_bo(&self) -> ENABLE_BO_R {
        ENABLE_BO_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    #[doc = "Bit 2 - Control bit to enable the current-limit circuitry in the regulator."]
    #[inline(always)]
    pub fn enable_ilimit(&self) -> ENABLE_ILIMIT_R {
        ENABLE_ILIMIT_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bits 4:6 - Control bits to adjust the regulator brownout offset voltage in 25mV steps"]
    #[inline(always)]
    pub fn bo_offset(&self) -> BO_OFFSET_R {
        BO_OFFSET_R::new(((self.bits >> 4) & 0x07) as u8)
    }
    #[doc = "Bit 7 - Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS"]
    #[inline(always)]
    pub fn vbus_sel(&self) -> VBUS_SEL_R {
        VBUS_SEL_R::new(((self.bits >> 7) & 0x01) != 0)
    }
    #[doc = "Bits 8:12 - Control bits to adjust the regulator output voltage"]
    #[inline(always)]
    pub fn output_trg(&self) -> OUTPUT_TRG_R {
        OUTPUT_TRG_R::new(((self.bits >> 8) & 0x1f) as u8)
    }
    #[doc = "Bit 16 - Status bit that signals when a brownout is detected on the regulator output."]
    #[inline(always)]
    pub fn bo_vdd3p0(&self) -> BO_VDD3P0_R {
        BO_VDD3P0_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    #[doc = "Bit 17 - Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target"]
    #[inline(always)]
    pub fn ok_vdd3p0(&self) -> OK_VDD3P0_R {
        OK_VDD3P0_R::new(((self.bits >> 17) & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference"]
    #[inline(always)]
    pub fn enable_linreg(&mut self) -> ENABLE_LINREG_W {
        ENABLE_LINREG_W { w: self }
    }
    #[doc = "Bit 1 - Control bit to enable the brownout circuitry in the regulator."]
    #[inline(always)]
    pub fn enable_bo(&mut self) -> ENABLE_BO_W {
        ENABLE_BO_W { w: self }
    }
    #[doc = "Bit 2 - Control bit to enable the current-limit circuitry in the regulator."]
    #[inline(always)]
    pub fn enable_ilimit(&mut self) -> ENABLE_ILIMIT_W {
        ENABLE_ILIMIT_W { w: self }
    }
    #[doc = "Bits 4:6 - Control bits to adjust the regulator brownout offset voltage in 25mV steps"]
    #[inline(always)]
    pub fn bo_offset(&mut self) -> BO_OFFSET_W {
        BO_OFFSET_W { w: self }
    }
    #[doc = "Bit 7 - Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS"]
    #[inline(always)]
    pub fn vbus_sel(&mut self) -> VBUS_SEL_W {
        VBUS_SEL_W { w: self }
    }
    #[doc = "Bits 8:12 - Control bits to adjust the regulator output voltage"]
    #[inline(always)]
    pub fn output_trg(&mut self) -> OUTPUT_TRG_W {
        OUTPUT_TRG_W { w: self }
    }
}