[−][src]Type Definition imxrt1062_dcdc::reg3::R
type R = R<u32, REG3>;
Reader of register REG3
Methods
impl R
[src]
pub fn trg(&self) -> TRG_R
[src]
Bits 0:4 - Target value of VDD_SOC, 25 mV each step 0x0: 0.8V 0xE: 1.15V 0x1F:1.575V
pub fn target_lp(&self) -> TARGET_LP_R
[src]
Bits 8:10 - Target value of standby (low power) mode 0x0: 0
pub fn minpwr_dc_halfclk(&self) -> MINPWR_DC_HALFCLK_R
[src]
Bit 24 - Set DCDC clock to half freqeuncy for continuous mode
pub fn misc_delay_timing(&self) -> MISC_DELAY_TIMING_R
[src]
Bit 27 - Ajust delay to reduce ground noise
pub fn misc_disablefet_logic(&self) -> MISC_DISABLEFET_LOGIC_R
[src]
Bit 28 - Reserved
pub fn disable_step(&self) -> DISABLE_STEP_R
[src]
Bit 30 - Disable stepping for the output VDD_SOC of DCDC