[−][src]Type Definition imxrt1062_dcdc::reg3::W
type W = W<u32, REG3>;
Writer for register REG3
Methods
impl W
[src]
pub fn trg(&mut self) -> TRG_W
[src]
Bits 0:4 - Target value of VDD_SOC, 25 mV each step 0x0: 0.8V 0xE: 1.15V 0x1F:1.575V
pub fn target_lp(&mut self) -> TARGET_LP_W
[src]
Bits 8:10 - Target value of standby (low power) mode 0x0: 0
pub fn minpwr_dc_halfclk(&mut self) -> MINPWR_DC_HALFCLK_W
[src]
Bit 24 - Set DCDC clock to half freqeuncy for continuous mode
pub fn misc_delay_timing(&mut self) -> MISC_DELAY_TIMING_W
[src]
Bit 27 - Ajust delay to reduce ground noise
pub fn misc_disablefet_logic(&mut self) -> MISC_DISABLEFET_LOGIC_W
[src]
Bit 28 - Reserved
pub fn disable_step(&mut self) -> DISABLE_STEP_W
[src]
Bit 30 - Disable stepping for the output VDD_SOC of DCDC