1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600
//! Direct Memory Access (DMA) //! //! We support //! //! - DMA from memory to a peripheral. Transfers may be uni- or bi-directional. //! See the [`Peripheral`](struct.Peripheral.html) for details. //! - DMA memory copy, or memory-to-memory transfers. See [`Memcpy`](struct.Memcpy.html) //! for details. //! //! DMA types support either [`Linear`](struct.Linear.html) or [`Circular`](struct.Circular.html) //! memory buffers. Either may be used as a DMA transfer source or destination. Both are backed //! by statically-allocated [`Buffer`s](struct.Buffer.html). A user will create a memory buffer, //! then pass ownership to a DMA type that defines a transfer. When the transfer completes, the //! DMA type will release ownership back to the user. //! //! # Terms //! //! - *Source* is a location in memory that provides data. A source may be a buffer //! of data, or a peripheral register. //! - *Destination* is a location in memory that will receive data. //! A destination may be a buffer of data, or a peripheral register. //! - *Transfer* is an overloaded term, meaning either a DMA transfer, or the movement //! of data out of software, through a peripheral, to an external device. //! - *DMA Transfer* is an operation achieved by the DMA controller to move data from a //! source to a destination. //! - *Receive* means that we're moving data into software, through a peripheral, from an //! external device. //! //! # Example: Full-Duplex SPI Peripheral //! //! In this example, we prepare a SPI peripheral (SPI4) with two DMA //! channels. One channel will send data; the other will receive data. //! The example assumes that the user has registered a DMA interrupt //! handler, since we're enabling an interrupt when the receive completes. //! //! ```no_run //! use imxrt_hal::dma::{Circular, Buffer, Linear, Peripheral, bidirectional_u16}; //! //! // Circular buffers have alignment requirements //! #[repr(align(512))] //! struct Align(Buffer<[u16; 256]>); //! //! // Two buffers that can support maximum receive and transfer sizes of 256 elements //! static RX_BUFFER: Buffer<[u16; 256]> = Buffer::new([0; 256]); //! static TX_BUFFER: Align = Align(Buffer::new([0; 256])); //! //! let mut peripherals = imxrt_hal::Peripherals::take().unwrap(); //! //! // //! // SPI setup... //! // //! //! let (_, _, _, spi4_builder) = peripherals.spi.clock( //! &mut peripherals.ccm.handle, //! imxrt_hal::ccm::spi::ClockSelect::Pll2, //! imxrt_hal::ccm::spi::PrescalarSelect::LPSPI_PODF_5, //! ); //! //! let mut spi4 = spi4_builder.build( //! peripherals.iomuxc.b0.p02, //! peripherals.iomuxc.b0.p01, //! peripherals.iomuxc.b0.p03, //! ); //! //! spi4.enable_chip_select_0(peripherals.iomuxc.b0.p00); //! //! // Set the SPI clock speed, if desired... //! //! // //! // DMA setup //! // //! //! let mut dma_channels = peripherals.dma.clock(&mut peripherals.ccm.handle); //! //! // i.MX RT DMA interrupt handlers manage pairs of DMA channels. There's one //! // interrupt for DMA channel 9 and channel 25. By selecting these two //! // DMA channels, we can register one interrupt to handle both DMA channel //! // completion. //! let tx_channel = dma_channels[9].take().unwrap(); //! let mut rx_channel = dma_channels[25].take().unwrap(); //! //! // We only want to interrupt when the receive completes. When //! // the receive completes, we know that we're also done transferring //! // data. //! rx_channel.set_interrupt_on_completion(true); //! //! // The peripheral will transfer and receive u16 elements. //! // It takes ownership of the SPI object, and the two DMA channels. //! let mut peripheral = bidirectional_u16( //! spi4, //! tx_channel, //! rx_channel, //! ); //! //! // Create DMA memory adapters over the statically-allocated DMA memory. //! // These adapters will 'own' the statically-allocated memory. See the //! // Linear and Circular docs for more information. //! let mut tx_buffer = Circular::new(&TX_BUFFER.0).unwrap(); //! let mut rx_buffer = Linear::new(&RX_BUFFER).unwrap(); //! //! // Send 6 elements, and expect to receive 6 elements //! for v in 1..=6 { //! tx_buffer.push(v); //! } //! rx_buffer.set_transfer_len(6); //! //! // Start the DMA transfers //! peripheral.start_receive(rx_buffer).unwrap(); //! peripheral.start_transfer(tx_buffer).unwrap(); //! //! // At this point, the DMA controller is transferring data from //! // the SPI peripheral, and receiving data from the SPI peripheral. //! // Received data appears in RX_BUFFER. The DMA controller will trigger //! // an interrupt for DMA channel 25 when it has transferred 6 u16s. //! // //! // Your ISR should clear the interrupt and complete the transfers, //! // as depicted below: //! //! while peripheral.is_receive_interrupt() { //! peripheral.receive_clear_interrupt(); //! } //! //! let mut rx_buffer = None; //! if peripheral.is_receive_complete() { //! // Recover the receive buffer //! rx_buffer = peripheral.receive_complete(); //! } //! //! let mut tx_buffer = None; //! if peripheral.is_transfer_complete() { //! // Recover the transfer buffer //! tx_buffer = peripheral.transfer_complete(); //! } //! ``` //! //! # Example: memcpy //! //! See the [`Memcpy`](struct.Memcpy.html#example) documentation for an example of DMA-powered memcpy. //! //! # Notes on Data Cache //! //! If your i.MX RT system is using a data cache (DCache), you're responsible for issuing memory barriers, //! and flushing any cached buffers, for the DMA controller. More generally, you're responsible for placing //! your DMA buffers into memory regions that the DMA controller can use. //! //! ## TODO //! //! - Channel arbitration modes //! - Channel grouping //! - Channel priority, and channel priority swapping //! - Channel chaining #![allow(non_snake_case)] // Compatibility with RAL mod buffer; mod element; mod memcpy; pub(crate) mod peripheral; mod register; pub use buffer::{Buffer, Circular, CircularError, Drain, Linear, ReadHalf, WriteHalf}; pub use element::Element; pub use memcpy::Memcpy; pub use peripheral::{helpers::*, Peripheral}; use crate::{ccm, ral}; use core::{ fmt::{self, Debug, Display}, mem, }; pub use register::tcd::BandwidthControl; use register::{DMARegisters, MultiplexerRegisters, Static, DMA, MULTIPLEXER}; /// A DMA channel /// /// DMA channels provide one-way transfers of data. They accept a source of data, /// and a destination of data. They copy data from the source to the destination. /// When the transfer is complete, a DMA channel signals completion by changing a /// value in a register, or triggering an interrupt. /// /// DMA channels have very little public interface. They're best used when paired with a /// [`Peripheral`](struct.Peripheral.html) or a [`Memcpy`](struct.Memcpy.html). pub struct Channel { /// Our channel number, expected to be between 0 to 31 index: usize, /// Reference to the DMA registers registers: Static<DMARegisters>, /// Reference to the DMA multiplexer multiplexer: Static<MultiplexerRegisters>, } impl Channel { /// Set the channel's bandwidth control /// /// The bandwidth control will be used in any [`Memcpy`](struct.Memcpy.html) or /// [`Peripheral`](struct.Peripheral.html) DMA transfers. /// /// - `None` disables bandwidth control (default setting) /// - `Some(bwc)` sets the bandwidth control to `bwc` pub fn set_bandwidth_control(&mut self, bandwidth: Option<BandwidthControl>) { let raw = BandwidthControl::raw(bandwidth); let tcd = self.tcd(); ral::modify_reg!(register::tcd, tcd, CSR, BWC: raw); } /// Returns the DMA channel number /// /// Channels are unique and numbered within the half-open range `[0, 32)`. pub fn channel(&self) -> usize { self.index } /// Allocates a DMA channel, and sets the initial state for /// the channel. fn new(index: usize) -> Self { let channel = Channel { index, registers: DMA, multiplexer: MULTIPLEXER, }; channel.registers.TCD[channel.index].reset(); channel } /// Returns a handle to this channel's transfer control descriptor fn tcd(&self) -> ®ister::TransferControlDescriptor { &self.registers.TCD[self.index] } /// Prepare the source of a transfer; see [`Transfer`](struct.Transfer.html) for details. /// /// # Safety /// /// Address pointer must be valid for lifetime of the transfer. unsafe fn set_source_transfer<T: Into<Transfer<E>>, E: Element>(&mut self, transfer: T) { let tcd = self.tcd(); let transfer = transfer.into(); ral::write_reg!(register::tcd, tcd, SADDR, transfer.address as u32); ral::write_reg!(register::tcd, tcd, SOFF, transfer.offset); ral::modify_reg!(register::tcd, tcd, ATTR, SSIZE: E::DATA_TRANSFER_ID, SMOD: transfer.modulo); ral::write_reg!(register::tcd, tcd, SLAST, transfer.last_address_adjustment); } /// Prepare the destination for a transfer; see [`Transfer`](struct.Transfer.html) for details. /// /// # Safety /// /// Address pointer must be valid for lifetime of the transfer. unsafe fn set_destination_transfer<T: Into<Transfer<E>>, E: Element>(&mut self, transfer: T) { let tcd = self.tcd(); let transfer = transfer.into(); ral::write_reg!(register::tcd, tcd, DADDR, transfer.address as u32); ral::write_reg!(register::tcd, tcd, DOFF, transfer.offset); ral::modify_reg!(register::tcd, tcd, ATTR, DSIZE: E::DATA_TRANSFER_ID, DMOD: transfer.modulo); ral::write_reg!( register::tcd, tcd, DLAST_SGA, transfer.last_address_adjustment ); } /// Set the number of *bytes* to transfer per minor loop /// /// Describes how many bytes we should transfer for each DMA service request. fn set_minor_loop_bytes(&mut self, nbytes: u32) { let tcd = self.tcd(); ral::write_reg!(register::tcd, tcd, NBYTES, nbytes); } /// Se the number of elements to move in each minor loop /// /// Describes how many elements we should transfer for each DMA service request. fn set_minor_loop_elements<E: Element>(&mut self, len: usize) { self.set_minor_loop_bytes((mem::size_of::<E>() * len) as u32); } /// Tells the DMA channel how many transfer iterations to perform /// /// A 'transfer iteration' is a read from a source, and a write to a destination, with /// read and write sizes described by a minor loop. Each iteration requires a DMA /// service request, either from hardware or from software. fn set_transfer_iterations(&mut self, iterations: u16) { let tcd = self.tcd(); ral::write_reg!(register::tcd, tcd, CITER, iterations); ral::write_reg!(register::tcd, tcd, BITER, iterations); } /// Enable or disabling triggering from hardware /// /// If source is `Some(value)`, we trigger from hardware identified by the source identifier. /// If `source` is `None`, we disable hardware triggering. fn set_trigger_from_hardware(&mut self, source: Option<u32>) { let chcfg = &self.multiplexer.chcfg[self.index]; chcfg.write(0); if let Some(source) = source { chcfg.write(MultiplexerRegisters::ENBL | source); } } /// Set this DMA channel as always on /// /// Use `set_always_on()` so that the DMA multiplexer drives the transfer with no /// throttling. Specifically, an "always-on" transfer will not need explicit re-activiation /// between major loops. /// /// Use an always-on channel for memory-to-memory transfers, so that you don't need explicit /// software re-activation to maintain the transfer. On the other hand, most peripheral transfers /// should not use an always-on channel, since the peripheral should control the data flow through /// explicit activation. fn set_always_on(&mut self) { let chcfg = &self.multiplexer.chcfg[self.index]; chcfg.write(0); chcfg.write(MultiplexerRegisters::ENBL | MultiplexerRegisters::A_ON); } /// Returns `true` if the DMA channel is receiving a service signal from hardware fn is_hardware_signaling(&self) -> bool { self.registers.HRS.read() & (1 << self.index) != 0 } /// Enable or disable the DMA's multiplexer request /// /// In this DMA implementation, all peripheral transfers and memcpy requests /// go through the DMA multiplexer. So, this needs to be set for the multiplexer /// to service the channel. fn set_enable(&mut self, enable: bool) { if enable { self.registers.SERQ.write(self.index as u8); } else { self.registers.CERQ.write(self.index as u8); } } /// Returns `true` if this DMA channel generated an interrupt fn is_interrupt(&self) -> bool { self.registers.INT.read() & (1 << self.index) != 0 } /// Clear the interrupt flag from this DMA channel fn clear_interrupt(&mut self) { self.registers.CINT.write(self.index as u8); } /// Enable or disable 'disable on completion' /// /// 'Disable on completion' lets the DMA channel automatically clear the request signal /// when it completes a transfer. fn set_disable_on_completion(&mut self, dreq: bool) { let tcd = self.tcd(); ral::modify_reg!(register::tcd, tcd, CSR, DREQ: dreq as u16); } /// Enable or disable interrupt generation when the transfer completes /// /// You're responsible for registering your interrupt handler. pub fn set_interrupt_on_completion(&mut self, intr: bool) { let tcd = self.tcd(); ral::modify_reg!(register::tcd, tcd, CSR, INTMAJOR: intr as u16); } /// Returns `true` if this channel's completion will generate an interrupt pub fn is_interrupt_on_completion(&self) -> bool { let tcd = self.tcd(); ral::read_reg!(register::tcd, tcd, CSR, INTMAJOR == 1) } /// Enable or disable interrupt generation when the transfer is half complete /// /// You're responsible for registering your interrupt handler. pub fn set_interrupt_on_half(&mut self, intr: bool) { let tcd = self.tcd(); ral::modify_reg!(register::tcd, tcd, CSR, INTHALF: intr as u16); } /// Returns `true` if this channel will generate an interrupt halfway through transfer pub fn is_interrupt_on_half(&self) -> bool { let tcd = self.tcd(); ral::read_reg!(register::tcd, tcd, CSR, INTHALF == 1) } /// Indicates if the DMA transfer has completed fn is_complete(&self) -> bool { let tcd = self.tcd(); ral::read_reg!(register::tcd, tcd, CSR, DONE == 1) } /// Clears completion indication fn clear_complete(&mut self) { self.registers.CDNE.write(self.index as u8); } /// Indicates if the DMA channel is in an error state fn is_error(&self) -> bool { self.registers.ERR.read() & (1 << self.index) != 0 } /// Clears the error flag fn clear_error(&mut self) { self.registers.CERR.write(self.index as u8); } /// Indicates if this DMA channel is actively transferring data fn is_active(&self) -> bool { let tcd = self.tcd(); ral::read_reg!(register::tcd, tcd, CSR, ACTIVE == 1) } /// Indicates if this DMA channel is enabled fn is_enabled(&self) -> bool { self.registers.ERQ.read() & (1 << self.index) != 0 } /// Returns the value from the **global** error status register /// /// It may reflect the last channel that produced an error, and that /// may not be related to this channel. fn error_status(&self) -> u32 { self.registers.ES.read() } /// Start a DMA transfer /// /// `start()` should be used to request service from the DMA controller. It's /// necessary for in-memory DMA transfers. Do not use it for hardware-initiated /// DMA transfers. DMA transfers that involve hardware will rely on the hardware /// to request DMA service. /// /// Flag is automatically cleared by hardware after it's asserted. fn start(&mut self) { self.registers.SSRT.write(self.index as u8); } } /// An error when preparing a transfer #[derive(Debug)] #[non_exhaustive] pub enum Error<P> { /// There is already a scheduled transfer /// /// Cancel the transfer and try again. ScheduledTransfer, /// The peripheral returned an error Peripheral(P), /// Error setting up the DMA transfer Setup(ErrorStatus), } /// Unclocked, uninitialized DMA channels /// /// Use [`clock()`](struct.Unclocked.html#method.clock) to initialize and acquire all DMA channels /// /// ```no_run /// let mut peripherals = imxrt_hal::Peripherals::take().unwrap(); /// /// let mut dma_channels = peripherals.dma.clock(&mut peripherals.ccm.handle); /// let channel_27 = dma_channels[27].take().unwrap(); /// let channel_0 = dma_channels[0].take().unwrap(); /// ``` pub struct Unclocked([Option<Channel>; 32]); impl Unclocked { pub(crate) fn new(dma: ral::dma0::Instance, mux: ral::dmamux::Instance) -> Self { // Explicitly dropping instances // // Users should see these as "taken" by the HAL's DMA module, although they're not // used in the implementation. drop(dma); drop(mux); Unclocked([ None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, None, ]) } /// Enable the clocks for the DMA peripheral /// /// The return is 32 channels, each being initialized as `Some(Channel)`. Users may take channels as needed. /// The index in the array maps to the DMA channel number. pub fn clock(mut self, ccm: &mut ccm::Handle) -> [Option<Channel>; 32] { let (ccm, _) = ccm.raw(); ral::modify_reg!(ral::ccm, ccm, CCGR5, CG3: 0x03); for (idx, channel) in self.0.iter_mut().enumerate() { *channel = Some(Channel::new(idx)); } self.0 } } /// A wrapper around a DMA error status value /// /// The wrapper contains a copy of the DMA controller's /// error status register at the point of an error. The /// wrapper implements both `Debug` and `Display`. The /// type may be printed to understand why there was a /// DMA error. #[derive(Clone, Copy)] pub struct ErrorStatus { /// The raw error status es: u32, } impl ErrorStatus { const fn new(es: u32) -> Self { ErrorStatus { es } } } impl Debug for ErrorStatus { fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result { write!(f, "DMA_ES({:#010X})", self.es) } } impl Display for ErrorStatus { fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result { write!(f, "DMA_ES: VLD {vld} ECX {ecx} GPE {gpe} CPE {cpe} ERRCHN {errchn} SAE {sae} SOE {soe} DAE {dae} DOE {doe} NCE {nce} SGE {sge} SBE {sbe} DBE {dbe}", vld = (self.es >> 31) & 0x1, ecx = (self.es >> 16) & 0x1, gpe = (self.es >> 15) & 0x1, cpe = (self.es >> 14) & 0x1, errchn = (self.es >> 8) & 0x1F, sae = (self.es >> 7) & 0x1, soe = (self.es >> 6) & 0x1, dae = (self.es >> 5) & 0x1, doe = (self.es >> 4) & 0x1, nce = (self.es >> 3) & 0x1, sge = (self.es >> 2) & 0x1, sbe = (self.es >> 1) & 0x1, dbe = self.es & 0x1 ) } } /// Describes a DMA transfer /// /// `Transfer` describes a source or a destination of a DMA transfer. See the member /// documentation for details. #[derive(Clone, Copy, Debug)] struct Transfer<E: Element> { /// The starting address for the DMA transfer /// /// If this describes a source, `address` will be the first /// address read. If this describes a destination, `address` /// will be the first address written. address: *const E, /// Offsets to perform for each read / write of a memory address. /// /// When defining a transfer for a peripheral source or destination, /// `offset` should be zero. Otherwise, `offset` should represent the /// size of the data element, `E`. /// /// Negative (backwards) adjustments are permitted, if you'd like to read /// a buffer backwards or something. offset: i16, /* size: u16, // Not needed; captured in E: Element type */ /// Defines the strategy for reading / writing linear or circular buffers /// /// `modulo` should be zero if this definition defines a transfer from linear /// memory or a peripheral. `modulo` will be non-zero when defining a transfer /// from a circular buffer. The non-zero value is the number of high bits to freeze /// when performing address offsets (see `offset`). Given that we're only supporting /// power-of-two buffer sizes, `modulo` will be `31 - clz(cap * sizeof(E))`, where `cap` is the /// total size of the circular buffer, `clz` is "count leading zeros," and `sizeof(E)` is /// the size of the element, in bytes. modulo: u16, /// Perform any last-address adjustments when we complete the transfer /// /// Once we complete moving data from a linear buffer, we should set our pointer back to the /// initial address. For this case, `last_address_adjustment` should be a negative number that /// describes how may *bytes* to move backwards from our current address to reach our starting /// address. Alternatively, it could describe how to move to a completely new address, like /// a nearby buffer that we're using for a double-buffer. Or, set it to zero, which means "keep /// your current position." "Keep your current position" is important when working with a /// peripheral address! last_address_adjustment: i32, } impl<E: Element> Transfer<E> { fn hardware(address: *const E) -> Self { Transfer { address, // Don't move the address pointer offset: 0, // We're not a circular buffer modulo: 0, // Don't move the address pointer last_address_adjustment: 0, } } } // It's OK to send a channel across an execution context. // They can't be cloned or copied, so there's no chance of // them being (mutably) shared. unsafe impl Send for Channel {}