Struct gd32vf103_pac::dma0::RegisterBlock

source · 
#[repr(C)]
pub struct RegisterBlock {
Show 30 fields
    pub intf: INTF,
    pub intc: INTC,
    pub ch0ctl: CH0CTL,
    pub ch0cnt: CH0CNT,
    pub ch0paddr: CH0PADDR,
    pub ch0maddr: CH0MADDR,
    pub ch1ctl: CH1CTL,
    pub ch1cnt: CH1CNT,
    pub ch1paddr: CH1PADDR,
    pub ch1maddr: CH1MADDR,
    pub ch2ctl: CH2CTL,
    pub ch2cnt: CH2CNT,
    pub ch2paddr: CH2PADDR,
    pub ch2maddr: CH2MADDR,
    pub ch3ctl: CH3CTL,
    pub ch3cnt: CH3CNT,
    pub ch3paddr: CH3PADDR,
    pub ch3maddr: CH3MADDR,
    pub ch4ctl: CH4CTL,
    pub ch4cnt: CH4CNT,
    pub ch4paddr: CH4PADDR,
    pub ch4maddr: CH4MADDR,
    pub ch5ctl: CH5CTL,
    pub ch5cnt: CH5CNT,
    pub ch5paddr: CH5PADDR,
    pub ch5maddr: CH5MADDR,
    pub ch6ctl: CH6CTL,
    pub ch6cnt: CH6CNT,
    pub ch6paddr: CH6PADDR,
    pub ch6maddr: CH6MADDR,
    /* private fields */

}
Expand description

Register block

Fields§

§intf: INTF

0x00 - Interrupt flag register

§intc: INTC

0x04 - Interrupt flag clear register

§ch0ctl: CH0CTL

0x08 - Channel 0 control register

§ch0cnt: CH0CNT

0x0c - Channel 0 counter register

§ch0paddr: CH0PADDR

0x10 - Channel 0 peripheral base address register

§ch0maddr: CH0MADDR

0x14 - Channel 0 memory base address register

§ch1ctl: CH1CTL

0x1c - Channel 1 control register

§ch1cnt: CH1CNT

0x20 - Channel 1 counter register

§ch1paddr: CH1PADDR

0x24 - Channel 1 peripheral base address register

§ch1maddr: CH1MADDR

0x28 - Channel 1 memory base address register

§ch2ctl: CH2CTL

0x30 - Channel 2 control register

§ch2cnt: CH2CNT

0x34 - Channel 2 counter register

§ch2paddr: CH2PADDR

0x38 - Channel 2 peripheral base address register

§ch2maddr: CH2MADDR

0x3c - Channel 2 memory base address register

§ch3ctl: CH3CTL

0x44 - Channel 3 control register

§ch3cnt: CH3CNT

0x48 - Channel 3 counter register

§ch3paddr: CH3PADDR

0x4c - Channel 3 peripheral base address register

§ch3maddr: CH3MADDR

0x50 - Channel 3 memory base address register

§ch4ctl: CH4CTL

0x58 - Channel 4 control register

§ch4cnt: CH4CNT

0x5c - Channel 4 counter register

§ch4paddr: CH4PADDR

0x60 - Channel 4 peripheral base address register

§ch4maddr: CH4MADDR

0x64 - Channel 4 memory base address register

§ch5ctl: CH5CTL

0x6c - Channel 5 control register

§ch5cnt: CH5CNT

0x70 - Channel 5 counter register

§ch5paddr: CH5PADDR

0x74 - Channel 5 peripheral base address register

§ch5maddr: CH5MADDR

0x78 - Channel 5 memory base address register

§ch6ctl: CH6CTL

0x80 - Channel 6 control register

§ch6cnt: CH6CNT

0x84 - Channel 6 counter register

§ch6paddr: CH6PADDR

0x88 - Channel 6 peripheral base address register

§ch6maddr: CH6MADDR

0x8c - Channel 6 memory base address register

Auto Trait Implementations§

Blanket Implementations§

source§

impl<T> Any for Twhere T: 'static + ?Sized,

source§

fn type_id(&self) -> TypeId

Gets the TypeId of self. Read more
source§

impl<T> Borrow<T> for Twhere T: ?Sized,

source§

fn borrow(&self) -> &T

Immutably borrows from an owned value. Read more
source§

impl<T> BorrowMut<T> for Twhere T: ?Sized,

source§

fn borrow_mut(&mut self) -> &mut T

Mutably borrows from an owned value. Read more
source§

impl<T> From<T> for T

source§

fn from(t: T) -> T

Returns the argument unchanged.

source§

impl<T, U> Into<U> for Twhere U: From<T>,

source§

fn into(self) -> U

Calls U::from(self).

That is, this conversion is whatever the implementation of From<T> for U chooses to do.

source§

impl<T, U> TryFrom<U> for Twhere U: Into<T>,

§

type Error = Infallible

The type returned in the event of a conversion error.
source§

fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>

Performs the conversion.
source§

impl<T, U> TryInto<U> for Twhere U: TryFrom<T>,

§

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.
source§

fn try_into(self) -> Result<U, <U as TryFrom<T>>::Error>

Performs the conversion.