Type Alias gd32f1::gd32f130::timer0::smcfg::MsmW

source · 
pub type MsmW<'a, REG> = BitWriter<'a, REG, Msm>;
Expand description

Field MSM writer - Master/Slave mode

Aliased Type§

struct MsmW<'a, REG> { /* private fields */ }

Implementations§

source§

impl<'a, REG> MsmW<'a, REG>
where REG: Writable + RegisterSpec,

source

pub fn no_sync(self) -> &'a mut W<REG>

No action

source

pub fn sync(self) -> &'a mut W<REG>

The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.