Type Alias gd32f1::gd32f130::rcu::cfg0::PlldvW

source · 
pub type PlldvW<'a, REG> = BitWriter<'a, REG, Plldv>;
Expand description

Field PLLDV writer - The CK_PLL divide by 1 or 2 for CK_OUT

Aliased Type§

struct PlldvW<'a, REG> { /* private fields */ }

Implementations§

source§

impl<'a, REG> PlldvW<'a, REG>
where REG: Writable + RegisterSpec,

source

pub fn div2(self) -> &'a mut W<REG>

PLL is divided by 2 for CK_OUT

source

pub fn div1(self) -> &'a mut W<REG>

PLL is not divided for CK_OUT