1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108
#[doc = "Reader of register CKCFG"] pub type R = crate::R<u16, super::CKCFG>; #[doc = "Writer for register CKCFG"] pub type W = crate::W<u16, super::CKCFG>; #[doc = "Register CKCFG `reset()`'s with value 0"] impl crate::ResetValue for super::CKCFG { type Type = u16; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `FAST`"] pub type FAST_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FAST`"] pub struct FAST_W<'a> { w: &'a mut W, } impl<'a> FAST_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u16) & 0x01) << 15); self.w } } #[doc = "Reader of field `DTCY`"] pub type DTCY_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DTCY`"] pub struct DTCY_W<'a> { w: &'a mut W, } impl<'a> DTCY_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u16) & 0x01) << 14); self.w } } #[doc = "Reader of field `CLKC`"] pub type CLKC_R = crate::R<u16, u16>; #[doc = "Write proxy for field `CLKC`"] pub struct CLKC_W<'a> { w: &'a mut W, } impl<'a> CLKC_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !0x0fff) | ((value as u16) & 0x0fff); self.w } } impl R { #[doc = "Bit 15 - I2C speed selection in master mode"] #[inline(always)] pub fn fast(&self) -> FAST_R { FAST_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bit 14 - Duty cycle in fast mode"] #[inline(always)] pub fn dtcy(&self) -> DTCY_R { DTCY_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bits 0:11 - I2C Clock control in master mode"] #[inline(always)] pub fn clkc(&self) -> CLKC_R { CLKC_R::new((self.bits & 0x0fff) as u16) } } impl W { #[doc = "Bit 15 - I2C speed selection in master mode"] #[inline(always)] pub fn fast(&mut self) -> FAST_W { FAST_W { w: self } } #[doc = "Bit 14 - Duty cycle in fast mode"] #[inline(always)] pub fn dtcy(&mut self) -> DTCY_W { DTCY_W { w: self } } #[doc = "Bits 0:11 - I2C Clock control in master mode"] #[inline(always)] pub fn clkc(&mut self) -> CLKC_W { CLKC_W { w: self } } }