Module gd32f1::gd32f130::timer5::ctl1 [−][src]
control register 1
Structs
MMC_W | Write proxy for field |
Enums
MMC_A | Master mode control |
Type Definitions
MMC_R | Reader of field |
R | Reader of register CTL1 |
W | Writer for register CTL1 |