pub const riscv_reg_RISCV_REG_F5_64: riscv_reg = 44;