pub const riscv_reg_RISCV_REG_F27_32: riscv_reg = 87;