Type Alias esp32c3::rtc_cntl::clk_conf::R

source ·
pub type R = R<CLK_CONF_SPEC>;
Expand description

Register CLK_CONF reader

Aliased Type§

struct R { /* private fields */ }

Implementations§

source§

impl R

source

pub fn efuse_clk_force_gating(&self) -> EFUSE_CLK_FORCE_GATING_R

Bit 1 - efuse_clk_force_gating

source

pub fn efuse_clk_force_nogating(&self) -> EFUSE_CLK_FORCE_NOGATING_R

Bit 2 - efuse_clk_force_nogating

source

pub fn ck8m_div_sel_vld(&self) -> CK8M_DIV_SEL_VLD_R

Bit 3 - used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel

source

pub fn ck8m_div(&self) -> CK8M_DIV_R

Bits 4:5 - CK8M_D256_OUT divider. 00: div128

source

pub fn enb_ck8m(&self) -> ENB_CK8M_R

Bit 6 - disable CK8M and CK8M_D256_OUT

source

pub fn enb_ck8m_div(&self) -> ENB_CK8M_DIV_R

Bit 7 - 1: CK8M_D256_OUT is actually CK8M

source

pub fn dig_xtal32k_en(&self) -> DIG_XTAL32K_EN_R

Bit 8 - enable CK_XTAL_32K for digital core (no relationship with RTC core)

source

pub fn dig_clk8m_d256_en(&self) -> DIG_CLK8M_D256_EN_R

Bit 9 - enable CK8M_D256_OUT for digital core (no relationship with RTC core)

source

pub fn dig_clk8m_en(&self) -> DIG_CLK8M_EN_R

Bit 10 - enable CK8M for digital core (no relationship with RTC core)

source

pub fn ck8m_div_sel(&self) -> CK8M_DIV_SEL_R

Bits 12:14 - divider = reg_ck8m_div_sel + 1

source

pub fn xtal_force_nogating(&self) -> XTAL_FORCE_NOGATING_R

Bit 15 - XTAL force no gating during sleep

source

pub fn ck8m_force_nogating(&self) -> CK8M_FORCE_NOGATING_R

Bit 16 - CK8M force no gating during sleep

source

pub fn ck8m_dfreq(&self) -> CK8M_DFREQ_R

Bits 17:24 - CK8M_DFREQ

source

pub fn ck8m_force_pd(&self) -> CK8M_FORCE_PD_R

Bit 25 - CK8M force power down

source

pub fn ck8m_force_pu(&self) -> CK8M_FORCE_PU_R

Bit 26 - CK8M force power up

source

pub fn xtal_global_force_gating(&self) -> XTAL_GLOBAL_FORCE_GATING_R

Bit 27 - force enable xtal clk gating

source

pub fn xtal_global_force_nogating(&self) -> XTAL_GLOBAL_FORCE_NOGATING_R

Bit 28 - force bypass xtal clk gating

source

pub fn fast_clk_rtc_sel(&self) -> FAST_CLK_RTC_SEL_R

Bit 29 - fast_clk_rtc sel. 0: XTAL div 4

source

pub fn ana_clk_rtc_sel(&self) -> ANA_CLK_RTC_SEL_R

Bits 30:31 - slelect rtc slow clk