Type Alias esp32c3::uart0::clk_conf::R

pub type R = R<CLK_CONF_SPEC>;

Register CLK_CONF reader

Aliased Type

struct R { /* private fields */ }

Implementations

impl R

pub fn sclk_div_b(&self) -> SCLK_DIV_B_R

Bits 0:5 - The denominator of the frequency divider factor.

pub fn sclk_div_a(&self) -> SCLK_DIV_A_R

Bits 6:11 - The numerator of the frequency divider factor.

pub fn sclk_div_num(&self) -> SCLK_DIV_NUM_R

Bits 12:19 - The integral part of the frequency divider factor.

pub fn sclk_sel(&self) -> SCLK_SEL_R

Bits 20:21 - UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.

pub fn sclk_en(&self) -> SCLK_EN_R

Bit 22 - Set this bit to enable UART Tx/Rx clock.

pub fn rst_core(&self) -> RST_CORE_R

Bit 23 - Write 1 then write 0 to this bit, reset UART Tx/Rx.

pub fn tx_sclk_en(&self) -> TX_SCLK_EN_R

Bit 24 - Set this bit to enable UART Tx clock.

pub fn rx_sclk_en(&self) -> RX_SCLK_EN_R

Bit 25 - Set this bit to enable UART Rx clock.

pub fn tx_rst_core(&self) -> TX_RST_CORE_R

Bit 26 - Write 1 then write 0 to this bit, reset UART Tx.

pub fn rx_rst_core(&self) -> RX_RST_CORE_R

Bit 27 - Write 1 then write 0 to this bit, reset UART Rx.