[−][src]Type Definition esp32::dport::cache_ia_int_en::R
type R = R<u32, CACHE_IA_INT_EN>;
Reader of register CACHE_IA_INT_EN
Implementations
impl R
[src]
pub fn cache_ia_int_en(&self) -> CACHE_IA_INT_EN_R
[src]
Bits 0:27
pub fn cache_ia_int_pro_opposite(&self) -> CACHE_IA_INT_PRO_OPPOSITE_R
[src]
Bit 19
pub fn cache_ia_int_pro_dram1(&self) -> CACHE_IA_INT_PRO_DRAM1_R
[src]
Bit 18
pub fn cache_ia_int_pro_irom0(&self) -> CACHE_IA_INT_PRO_IROM0_R
[src]
Bit 17
pub fn cache_ia_int_pro_iram1(&self) -> CACHE_IA_INT_PRO_IRAM1_R
[src]
Bit 16
pub fn cache_ia_int_pro_iram0(&self) -> CACHE_IA_INT_PRO_IRAM0_R
[src]
Bit 15
pub fn cache_ia_int_pro_drom0(&self) -> CACHE_IA_INT_PRO_DROM0_R
[src]
Bit 14
pub fn cache_ia_int_app_opposite(&self) -> CACHE_IA_INT_APP_OPPOSITE_R
[src]
Bit 5
pub fn cache_ia_int_app_irom0(&self) -> CACHE_IA_INT_APP_IROM0_R
[src]
Bit 3
pub fn cache_ia_int_app_iram1(&self) -> CACHE_IA_INT_APP_IRAM1_R
[src]
Bit 2
pub fn cache_ia_int_app_iram0(&self) -> CACHE_IA_INT_APP_IRAM0_R
[src]
Bit 1
pub fn cache_ia_int_app_drom0(&self) -> CACHE_IA_INT_APP_DROM0_R
[src]
Bit 0